

# TITLE OF THE INVENTION

A SEMICONDUCTOR DEVICE

## CLAIM OF PRIORITY

The present application claims priority from Japanese patent application JP 2003-141911, filed on May 20, 2003, the contents of which is hereby incorporated by reference into this application.

## BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device ~~and a method of producing the same~~. Particularly, the present invention is concerned with a technique <sup>that is</sup> applicable ~~effectively~~ to a semiconductor device having external terminals formed by exposing leads partially from a back surface (a component side) of a resin sealing member.

As to semiconductor devices wherein a semiconductor chip with an integrated circuit formed thereon is sealed with resin, those of various package structures have been proposed and produced on a commercial basis. As one ~~ex~~ <sup>example</sup>, ~~there~~ <sup>a</sup> there is ~~known~~ a semiconductor device called QFN (Quad Flatpack Non-Leaded Package) type. This QFN type semiconductor device has a package structure wherein leads connected electrically to electrodes on a semiconductor

chip are exposed as external terminals from a back surface of a resin sealing member. Therefore, <sup>the</sup> ~~the~~ <sup>of the semiconductor device</sup> plane size, can be reduced in comparison with, for example, a semiconductor device called <sup>a</sup> QFP (Quad Flatpack Package) type having a package structure wherein leads connected electrically to electrodes on a semiconductor chip are projected from side faces of a resin sealing member and are bent in a predetermined shape.

<sup>the manufacture of a</sup>  
In ~~manufacturing the~~ QFN type semiconductor device, <sup>is used</sup> ~~there is used~~ a lead frame. The lead frame is fabricated by punching a metallic sheet with a precision press or by etching a metallic sheet to form predetermined patterns. The lead frame has plural product-forming areas partitioned by a frame body, which includes an outer frame and inner frames. In each product-forming area, there are ~~disposed~~ a chip mounting portion (tab, die pad) for mounting a semiconductor chip thereon and plural leads having front end portions (end portions on one side) facing around the chip mounting portion. The chip mounting portion is supported by suspension leads extending from the frame body of the lead frame. End portions (front end portions) on one side and opposite end portions of the leads are supported by the frame body of the lead frame.

<sup>the manufacture of</sup>  
In ~~manufacturing~~ a QFN type semiconductor device with

use of such a lead frame, a semiconductor chip is fixed to the chip mounting portion of the lead frame, then electrodes on the semiconductor chip and <sup>the</sup> leads are electrically connected together through electrically conductive wires <sup>and</sup> thereafter, the semiconductor chip, wires, support member, and suspension leads are sealed with resin to form a resin sealing member, and subsequently, unnecessary portions of the lead frame are cut off.

The resin sealing member in the QFN type semiconductor device is formed in the following manner by a transfer molding method which is suitable for mass production. The lead frame is positioned between an upper die half and a lower die half of a molding die so that a semiconductor chip, leads, a chip mounting portion, suspension leads, and bonding wires are arranged in the interior of each cavity in the molding die, followed by injection of a thermosetting resin into the cavity of the molding die.

<sup>An example of</sup>  
~~the~~ the QFN type semiconductor device ~~is~~ is disclosed in Japanese Unexamined Patent Publication No. 2001-244399 (Patent Literature 1) <sup>this</sup> ~~for example~~. In ~~the same~~ publication, as methods for forming a resin sealing member, there are disclosed an individual type transfer molding method, wherein a lead frame having plural product-forming

areas is used and semiconductor chips mounted in the product-forming areas are sealed with resin product-forming area by product-forming area, and a block molding type transfer molding method, wherein a lead frame having plural product-forming areas is used and semiconductor chips mounted in the product-forming areas are sealed with resin all together. Further, in the above <sup>-referenced</sup> publication, as a package structure, there is disclosed a so-called small tab structure wherein <sup>the</sup> plane size of <sup>the</sup> chip mounting area is <sup>to be</sup> set <sup>the</sup> smaller than that of <sup>the</sup> semiconductor chip.

[Patent Literature 1]

Japanese Unexamined Patent Publication No. 2001-244399

#### SUMMARY OF THE INVENTION

Having made studies <sup>of</sup> ~~about~~ the QFN type semiconductor device, the present inventors <sup>have</sup> found ~~out~~ the following problems.

(1) The package structure, wherein leads are exposed from the back side of a resin sealing member to form external terminals, is obtained by positioning a lead frame within a molding die so that the leads come into contact with an inner surface of a cavity of a molding die, and, thereafter, resin is injected into the cavity of the molding die.

~~the~~  
However, front end portions of the leads are not supported anywhere and are free, so that the leads are apt to be displaced by ~~the~~ <sup>the</sup> flow of ~~the~~ resin injected into the cavity. Since this lead displacement during molding causes the adhesion between the cavity and the leads to be deteriorated, there easily occurs an inconvenience <sup>in</sup> ~~such~~ that the exposed portions of the leads serving as back electrodes (external terminals) of the resin sealing member are covered with resin flash. This inconvenience based on <sup>the presence of</sup> ~~the~~ resin flash lowers <sup>the</sup> reliability at the time of soldering the semiconductor device onto a wiring substrate. In addition, a process for removing the resin flash is needed, thus resulting in an increase <sup>in</sup> ~~of~~ the manufacturing cost. Such disadvantages, <sup>the presence of</sup> based on resin flash, occur ~~more~~ more easily in the following case.

~~Also~~ <sup>In</sup> In the QFN type semiconductor device, it is necessary to increase the number of terminals (attain a multi-pin structure) as the integrated circuit mounted on a semiconductor chip becomes higher in both function and performance. Since a multi-pin structure causes an increase <sup>the</sup> in plane size (package size) of the resin sealing member, it is necessary to attain a multi-pin structure without changing the package size, <sup>this is</sup> insofar as possible. For attaining a multi-pin structure without changing the

package size, it is necessary to microsize the leads. As a result, however, <sup>the</sup> external terminals are also microsize.

The external terminals are required to have a predetermined area for ensuring the mounting reliability, and, therefore, <sup>they</sup> cannot be made so small. Thus, in the case where a multi-pin structure is to be attained without changing the package size, it is impossible to greatly increase the number of terminals, and, <sup>it is</sup> hence, impossible to greatly increase the number of pins.

For ensuring a predetermined area of external terminals and attaining a multi-pin structure, it is effective to enlarge the widths of terminal portions (portions used as external terminals) of leads selectively and <sup>to</sup> arrange lead terminal portions in a zigzag fashion along the arranged direction of leads. In this case, however, in the molding process, terminal portions positioned on the semiconductor chip side leave a clamp portion of a molding die which clamps the opposite end sides of the leads vertically, so that the adhesion between an inner surface of a cavity in the molding die and the terminal portions of the leads is deteriorated. Further, since the front end portions of the leads are free, the leads are apt to be displaced by <sup>the</sup> flow ~~of~~ of resin injected into the cavity. In this case, therefore, the

inconvenience that the lead terminal portions are covered with resin flash becomes more likely to occur.

(2) A small-tab structure can attain <sup>a</sup>the rationalization of productivity and <sup>a</sup>the reduction of cost because plural types of semiconductor chips different in plane size can be mounted. However, for mounting several types of semiconductor chips <sup>that are</sup> different in plane size, it is necessary that the chip-side ends of the leads is cut short in conformity to the contour of a semiconductor chip which is the largest in plane size. Particularly, at the time of mounting a small semiconductor chip, <sup>the</sup> bonding wires become long, and there is a fear that the reliability may be deteriorated due to wire shift.

In the foregoing Patent Literature 1, there is ~~found~~ no concrete description about means for attaining <sup>a</sup>the reduction in <sup>the</sup>thickness of the entire semiconductor package, nor is ~~found~~ there ~~is~~ any concrete description about means for attaining <sup>a</sup>the reduction in <sup>the</sup>cost of the semiconductor package.

It is an object of the present invention to provide a technique which can improve the mounting reliability of a semiconductor device.

It is another object of the present invention to provide a technique which can attain <sup>a</sup>the reduction in <sup>the</sup>

thickness of a semiconductor device.

It is a further object of the present invention to provide a technique which can attain <sup>a</sup>~~the~~ reduction in <sup>the</sup>~~the~~ cost of a semiconductor device.

The above and other objects and novel features of the present invention will become apparent from the following description and the accompanying drawings.

The following is a brief description of typical <sup>Examples</sup>~~modes~~ of the invention, as disclosed herein.

(1) A semiconductor device having external terminals formed by exposing leads partially from a back surface of a resin sealing member, wherein:

End portions on one side of the leads are fixed to a back side of a semiconductor chip, and portions of the leads positioned outside the semiconductor chip are connected with electrodes formed on the semiconductor chip through wires.

(2) In the <sup>Example</sup>~~above~~ (1),

the external terminals comprise first external terminals arranged along side faces of the resin sealing member and second external terminals arranged inside the first external terminals and each disposed between adjacent ones of said first external terminals.

(3) In the <sup>Example</sup>~~above~~ (2),



NR the leads comprise plural first leads, end portions on one side of which are positioned outside the semiconductor chip, and plural second leads, each disposed between adjacent ones of said first leads, and end portions, on one side of which are fixed to the back side of the semiconductor chip,

wherein the plural first leads include the first external terminals, respectively, and

the plural second leads include the second external terminals, respectively.

Example  
(4) In the above (1),

the semiconductor device further comprises a member (spacer) fixed to an upper surface of the semiconductor chip and exposed partially from an upper surface of the resin sealing member.

(5) A semiconductor device having external terminals formed by exposing leads partially from a back surface of a resin sealing member, wherein:

end portions on one side of the leads are fixed to an insulating base, a semiconductor chip is fixed onto the insulating base, and portions of the leads positioned outside the insulating base are connected with electrodes formed on the semiconductor chip through wires.

Example  
(6) In the above (5),

the external terminals comprise first external

terminals arranged along side faces of the resin sealing member and second external terminals arranged inside the first external terminals and each disposed between adjacent ones of said first external terminals.

(7) In the <sup>Example</sup>~~above~~ (6),

the leads comprise plural first leads, end portions on one side of which are positioned outside the insulating base, and plural second leads, each disposed between adjacent ones of said first leads, and end portions on one side of which are fixed to the insulating base,

wherein the plural first leads include the first external terminals, respectively, and

the plural second leads include the second external terminals, respectively.

(8) In the <sup>Example</sup>~~above~~ (5),

the semiconductor device further comprises a member (spacer) fixed to an upper surface of the semiconductor chip and exposed partially from an upper surface of the resin sealing member.

(9) A method of manufacturing a semiconductor device having external terminals formed by exposing leads partially from a back surface of a resin sealing member, the method comprising the steps of:

(a) fixing end portions on one side of the leads to a back

surface of a semiconductor chip;

(b) connecting portions of the leads positioned outside the semiconductor chip with electrodes formed on the semiconductor chip through wires;

(c) forming a member (spacer) on an upper surface of the semiconductor chip; and

(d) sealing the semiconductor chip, the leads and the wires with a resin sealing member,

the resin sealing member being formed by a transfer molding method involving injection of resin into a cavity of a molding die, and

the resin sealing member being formed by injecting the resin in a state in which a part of the member (spacer) is in contact with an inner surface of the cavity of the molding die.

Example  
(10) In the ~~above~~ (9),

the semiconductor chip is one of plural semiconductor chips obtained by dicing a semiconductor wafer, and

the member (spacer) is formed on each of the plural semiconductor chips in a state of the semiconductor wafer prior to the dicing of the semiconductor wafer.

Example  
(11) In the ~~above~~ (10),

the member (spacer) is formed of a silicon piece.

Example  
(12) In the ~~above~~ (11),

~~not~~ the silicon piece is one of plural silicon pieces obtained by dicing a silicon wafer, and

the method further comprises the steps of affixing the silicon wafer onto the semiconductor wafer prior to the dicing of the silicon wafer, and subsequently dicing the silicon wafer.

(13) In the <sup>Example</sup>~~above~~ (10),

the member (spacer) is formed by an insulating layer, and the insulating layer is formed by printing.

(14) In the <sup>Example</sup>~~above~~ (13),

the insulating layer is a polyimide layer.

(15) A method of manufacturing a semiconductor device having external terminals formed by exposing leads partially from a back surface of a resin sealing member, the method comprising the steps of:

- (a) fixing end portions on one side of the leads to an insulating base;
- (b) fixing a semiconductor chip onto the insulating base;
- (c) connecting portions of the leads positioned outside the semiconductor chip with electrodes formed on the semiconductor chip through plural wires;
- (d) forming a member (spacer) on an upper surface of the semiconductor chip; and
- (e) sealing the semiconductor chip, the insulating base,

the leads and the wires with a resin sealing member,

the resin sealing member being formed by a transfer molding method involving injection of resin into a cavity of a molding die, and

the resin sealing member being formed by injecting the resin in a state in which a part of the member (spacer) is in contact with an inner surface of the cavity of the molding die.

(16) A method of manufacturing a semiconductor chip having plural semiconductor chips on a wiring substrate, the method comprising the steps of:

- (a) providing first and second semiconductor chips each having an integrated circuit and plural electrodes;
- (b) mounting the first semiconductor chip onto a main surface of the wiring substrate;
- (c) stacking the second semiconductor chip onto the first semiconductor chip through a spacer;
- (d) connecting electrodes formed on each of the first and second semiconductor chips with plural terminals arranged on the main surface of the wiring substrate through plural wires; and
- (e) sealing the first and second semiconductor chips and the wires with a resin sealing member on the main surface of the wiring substrate,

the first semiconductor chip being one of plural semiconductor chips obtained by dicing a semiconductor wafer,

the spacer being formed on each of the plural semiconductor chips in a state of the semiconductor wafer prior to the dicing of the semiconductor wafer, and

the step (b) including a step of mounting the first semiconductor chip with the spacer formed thereon onto the main surface of the wiring substrate.

*Example*  
(17) In the ~~above~~ (16),

the method further comprises a step of grinding and spin etching a back surface of the semiconductor wafer to reduce a thickness of the semiconductor wafer, and

the spacer is mounted onto the semiconductor wafer after the step of reducing the thickness of the semiconductor wafer.

(18) A method of manufacturing a semiconductor device having plural semiconductor chips mounted on a chip mounting portion of a lead frame, the method comprising the steps of:

- (a) providing first and second semiconductor chips each having an integrated circuit and plural electrodes;
- (b) mounting the first semiconductor chip onto the chip mounting portion;

(c) stacking the second semiconductor chip onto the first semiconductor chip through a spacer;

(d) connecting electrodes formed on each of the first and second semiconductor chips with plural leads of the lead frame through wires; and

(e) sealing the chip mounting portion, portions of the plural leads, the first and second semiconductor chips and the wires with a resin sealing member,

the first semiconductor chip being one of plural semiconductor chips obtained by dicing a semiconductor wafer,

the spacer being formed on each of the plural semiconductor chips in a state of the semiconductor wafer prior to the dicing of the semiconductor wafer,

the step (b) including a step of mounting the first semiconductor chip with the spacer formed thereon onto the chip mounting portion.

(19) In the <sup>Example</sup>~~above~~ (18),

the method further comprises a step of grinding and spin etching a back surface of the semiconductor wafer to reduce a thickness of the semiconductor wafer, and

the spacer is mounted onto the semiconductor wafer after the step of reducing the thickness of the semiconductor wafer.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a ~~schematic~~<sup>diagrammatic</sup> plan view (top view) showing ~~an~~<sup>the</sup> appearance of a semiconductor device according to a first embodiment of the present invention;

Fig. 2 is a ~~schematic~~<sup>diagrammatic</sup> bottom view (underside view) showing ~~an~~<sup>the</sup> appearance of the semiconductor device;

Fig. 3 is a ~~schematic~~<sup>diagrammatic</sup> plan view (top view) showing an internal structure of the semiconductor device;

Fig. 4 is a ~~schematic~~<sup>diagrammatic</sup> plan view corresponding to a partially enlarged view of Fig. 3;

Fig. 5 is a ~~schematic~~<sup>diagrammatic</sup> bottom view (underside view) showing an internal structure of the semiconductor device;

Fig. 6 is a ~~schematic~~<sup>diagrammatic</sup> bottom view corresponding to a partially enlarged view of Fig. 5;

Figs. 7<sup>A</sup>~~1~~ and 7<sup>B</sup>~~1~~ are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of the semiconductor device, of which Fig. 7<sup>A</sup>~~1~~ is a sectional view taken on line a-a (first leads) and Fig. 7<sup>B</sup>~~1~~ is a sectional view taken on line b-b (second leads) in Fig. 3;

Fig. 8 is a ~~schematic~~<sup>diagrammatic</sup> plan view showing the whole of a lead frame used in manufacturing the semiconductor device;

Fig. 9 is a ~~schematic~~<sup>diagrammatic</sup> plan view corresponding to a



partially enlarged view of Fig. 8;

Figs. 10<sup>A</sup><sub>100</sub> and 10<sup>B</sup><sub>100</sub> are ~~schematic~~ <sup>diagrammatic</sup> sectional views showing a chip mounting step in a manufacturing process for the semiconductor device, of which Fig. 10<sup>A</sup><sub>100</sub> is a sectional view taken along first leads and Fig. 10<sup>B</sup><sub>100</sub> is a sectional view taken along second leads;

Figs. 11<sup>A</sup><sub>110</sub> and 11<sup>B</sup><sub>110</sub> are ~~schematic~~ <sup>diagrammatic</sup> sectional views showing a wire bonding step in the manufacturing process for the semiconductor device, of which Fig. 11<sup>A</sup><sub>110</sub> is a sectional view taken along first leads and Fig. 11<sup>B</sup><sub>110</sub> is a sectional view taken along second leads;

Figs. 12<sup>A</sup><sub>120</sub> and 12<sup>B</sup><sub>120</sub> are ~~schematic~~ <sup>diagrammatic</sup> sectional views showing a positioned state of a lead frame within a molding die in a molding step in the manufacturing process for the semiconductor device, of which Fig. 12<sup>A</sup><sub>120</sub> is a sectional view taken along first leads and Fig. 12<sup>B</sup><sub>120</sub> is a sectional view taken along second leads;

Fig. 13 is a ~~schematic~~ <sup>diagrammatic</sup> plan view showing a positioned state of the lead frame within the molding die in the molding step in the manufacturing process for the semiconductor device;

Figs. 14<sup>A</sup><sub>140</sub> and 14<sup>B</sup><sub>140</sub> are ~~schematic~~ <sup>diagrammatic</sup> sectional views showing an injected state of resin into a cavity of the molding die in the molding step in the manufacturing

process for the semiconductor device, of which Fig. 14<sup>A</sup><sub>(14)</sub> is a sectional view taken along first leads and Fig. 14<sup>B</sup><sub>(14)</sub> is a sectional view taken along second leads;

Fig. 15 is a <sup>diagrammatic</sup> schematic plan view of the lead frame after the molding step in the manufacture of the semiconductor device;

Figs. 16<sup>A</sup><sub>(16)</sub> and 16<sup>B</sup><sub>(16)</sub> are <sup>diagrammatic</sup> schematic sectional views showing a semiconductor layer forming step in the manufacture of the semiconductor device, of which Fig.

16<sup>A</sup><sub>(16)</sub> is a sectional view taken along first leads and fig.

16<sup>B</sup><sub>(16)</sub> is a sectional view taken along second leads;

Figs. 17<sup>A</sup><sub>(17)</sub> and 17<sup>B</sup><sub>(17)</sub> are <sup>diagrammatic</sup> schematic sectional views showing an internal structure of a semiconductor device according to a modification of the first embodiment, of which Fig. 17<sup>A</sup><sub>(17)</sub> is a sectional view taken along first leads and Fig. 17<sup>B</sup><sub>(17)</sub> is a sectional view taken along second leads;

Figs. 18<sup>A</sup><sub>(18)</sub> and 18<sup>B</sup><sub>(18)</sub> are <sup>diagrammatic</sup> schematic sectional views showing an internal structure of a semiconductor device according to a second embodiment of the present invention, of which Fig. 18<sup>A</sup><sub>(18)</sub> is a sectional view taken along first leads and Fig. 18<sup>B</sup><sub>(18)</sub> is a sectional view taken along second leads;

Figs. 19<sup>A</sup><sub>(19)</sub> and 19<sup>B</sup><sub>(19)</sub> are <sup>diagrammatic</sup> schematic sectional views

showing an internal structure of a semiconductor device according to a third embodiment of the present invention, of which Fig. 19<sup>A</sup> is a sectional view taken along first leads and Fig. 19<sup>B</sup> is a sectional view taken along second leads;

Figs. 20<sup>A</sup> and 20<sup>B</sup> are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of a semiconductor device according to a fourth embodiment of the present invention, of which Fig. 20<sup>A</sup> is a sectional view taken along first leads and Fig. 20<sup>B</sup> is a sectional view taken along second leads;

Figs. 21<sup>A</sup> and 21<sup>B</sup> are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of a semiconductor device according to a fifth embodiment of the present invention, of which Fig. 21<sup>A</sup> is a sectional view taken along first leads and Fig. 21<sup>B</sup> is a sectional view taken along second leads;

Figs. 22<sup>A</sup> and 22<sup>B</sup> are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of a semiconductor device according to a sixth embodiment of the present invention, of which Fig. 22<sup>A</sup> is a sectional view taken along line a-a (first leads) and Fig. 22<sup>B</sup> is a sectional view taken along line b-b (second leads);

Figs. 23<sup>A</sup>, 23<sup>B</sup> and 23<sup>C</sup> are ~~schematic~~<sup>diagrammatic</sup> sectional

views showing a manufacturing process for the semiconductor device of the sixth embodiment, of which Fig. 23(A) shows a chip mounting step, Fig. 23(B) shows a spacer mounting step, and Fig. 23(C) shows a wire bonding step;

Figs. 24<sup>A</sup>~~(A)~~ and 24<sup>B</sup>~~(B)~~ are ~~schematic~~ <sup>Diagrammatic</sup> sectional views showing a positioned state of a lead frame within a molding die in a molding step in the manufacturing process for the semiconductor device of the sixth embodiment, of which Fig. 24<sup>A</sup>~~(A)~~ is a sectional view taken along first leads and Fig. 24<sup>B</sup>~~(B)~~ is a sectional view taken along second leads;

Fig. 25 is a ~~schematic~~ <sup>Diagrammatic</sup> plan view showing a positioned state of the lead frame within the molding die in the molding step in the manufacturing process for the semiconductor device of the sixth embodiment;

Fig. 26 is a ~~schematic~~ <sup>Diagrammatic</sup> plan view of the lead frame after the molding step in the manufacture of the semiconductor device of the sixth embodiment;

Fig. 27 is a ~~schematic~~ <sup>Diagrammatic</sup> plan view showing individual resin sealing members obtained by dicing in the manufacture of the semiconductor device of the sixth embodiment;

Figs. 28<sup>A</sup>~~(A)~~ and 28<sup>B</sup>~~(B)~~ are ~~schematic~~ <sup>Diagrammatic</sup> sectional views showing a positioned state of a lead frame within a molding die in a molding step in a manufacturing process for a semiconductor device according to a modification of the

sixth embodiment, of which Fig. 28<sup>A</sup><sub>(122)</sub> is a sectional view taken along first leads and Fig. 28<sup>B</sup><sub>(122)</sub> is a sectional view taken along second leads;

Figs. 29<sup>A</sup><sub>(122)</sub> and 29<sup>B</sup><sub>(122)</sub> are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of a semiconductor device according to a seventh embodiment of the present invention, of which Fig. 29<sup>A</sup><sub>(122)</sub> is a sectional view taken along first leads and Fig. 29<sup>B</sup><sub>(122)</sub> is a sectional view taken along second leads;

Figs. 30<sup>A</sup><sub>(122)</sub> and 30<sup>B</sup><sub>(122)</sub> are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of a semiconductor device according to an eighth embodiment of the present invention, of which Fig. 30<sup>A</sup><sub>(122)</sub> is a sectional view taken along first leads and Fig. 30<sup>B</sup><sub>(122)</sub> is a sectional view taken along second leads;

Figs. 31<sup>A</sup><sub>(122)</sub> and 31<sup>B</sup><sub>(122)</sub> are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of a semiconductor device according to a ninth embodiment of the present invention, of which Fig. 31<sup>A</sup><sub>(122)</sub> is a sectional view taken along first leads and Fig. 31<sup>A</sup><sub>(122)</sub> is a sectional view taken along second leads;

Figs. 32<sup>A</sup><sub>(122)</sub> and 32<sup>B</sup><sub>(122)</sub> are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of a semiconductor device according to a tenth embodiment of the present invention,

of which Fig. 32<sup>A</sup><sub>1111</sub> is a sectional view taken along first leads and Fig. 32<sup>B</sup><sub>1111</sub> is a sectional view taken along second leads;

Figs. 33<sup>A</sup><sub>1111</sub> and 33<sup>B</sup><sub>1111</sub> are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of a semiconductor device according to an eleventh embodiment of the present invention, of which Fig. 33<sup>A</sup><sub>1111</sub> is a sectional view taken along first leads and Fig. 33<sup>B</sup><sub>1111</sub> is a sectional view taken along second leads;

Figs. 34<sup>A</sup><sub>1111</sub> and 34<sup>B</sup><sub>1111</sub> are ~~schematic~~<sup>diagrammatic</sup> sectional views showing an internal structure of a semiconductor device according to a twelfth embodiment of the present invention, of which Fig. 34<sup>A</sup><sub>1111</sub> is a sectional view taken along first leads and Fig. 34<sup>B</sup><sub>1111</sub> is a sectional view taken along second leads;

Fig. 35 is a ~~schematic~~<sup>diagrammatic</sup> sectional view of a semiconductor chip according to a thirteenth embodiment of the present invention;

Fig. 36 is a ~~schematic~~<sup>diagrammatic</sup> plan view of a semiconductor wafer used in manufacturing the semiconductor chip of the thirteenth embodiment;

Fig. 37 is a ~~schematic~~<sup>diagrammatic</sup> plan view of a wafer for spacers used in manufacturing the semiconductor chip of the thirteenth embodiment;

Figs. 38(A) and 38(B) are ~~schematic~~<sup>diagrammatic</sup> sectional views showing manufacturing steps in the manufacture of the semiconductor chip of the thirteenth embodiment;

Figs. 39(A), 39(B) and 39(C) are ~~schematic~~<sup>diagrammatic</sup> sectional views showing manufacturing steps in the manufacture of the semiconductor chip of the thirteenth embodiment;

Figs. 40(A), 40(B) and 40(C) are ~~schematic~~<sup>diagrammatic</sup> sectional views showing manufacturing steps in the manufacture of a semiconductor chip according to a fourteenth embodiment of the present invention;

Figs. 41(A), 41(B) and 41(C) are ~~schematic~~<sup>diagrammatic</sup> sectional views showing manufacturing steps in the manufacture of the semiconductor chip of the fourteenth embodiment;

Figs. 42(A) and 42(B) are ~~schematic~~<sup>diagrammatic</sup> sectional views showing manufacturing steps in the manufacture of the semiconductor chip of the fourteenth embodiment;

Figs. 43(A), 43(B) and 43(C) are ~~schematic~~<sup>diagrammatic</sup> diagrams showing manufacturing steps in the manufacture of a semiconductor chip according to a fifteenth embodiment of the present invention;

Fig. 44 is a ~~schematic~~<sup>diagrammatic</sup> sectional view showing an internal structure of a semiconductor device according to a sixteenth embodiment of the present invention;

Figs. 45(A) and 45(B) are ~~schematic~~<sup>diagrammatic</sup> sectional views

showing manufacturing steps in the manufacture of the semiconductor device of the sixteenth embodiment, of which Fig. 45(A) shows a chip mounting step and Fig. 45(B) shows a wire bonding step;

Figs. 46(A) and 46(B) are <sup>Diagrammatic</sup> ~~schematic~~ sectional views showing manufacturing steps in the manufacture of the semiconductor chip of the sixteenth embodiment, of which Fig. 46(A) shows a chip mounting step and Fig. 46(B) shows a wire bonding step;

Fig. 47 is a <sup>Diagrammatic</sup> ~~schematic~~ sectional view showing an internal structure of a semiconductor device according to a seventeenth embodiment of the present invention;

Figs. 48(A) and 48(B) are <sup>Diagrammatic</sup> ~~schematic~~ sectional views showing manufacturing steps in the manufacture of the semiconductor device of the seventeenth embodiment, of which Fig. 48(A) shows a chip mounting step and Fig. 48(B) shows a wire bonding step; and

Figs. 49(A) and 49(B) are <sup>Diagrammatic</sup> ~~schematic~~ sectional views showing manufacturing steps in the manufacture of the semiconductor device of the seventeenth embodiment, of which Fig. 49(A) shows a chip mounting step and Fig. 49(B) shows a wire bonding step.

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS



Embodiments of the present invention will be described in detail hereunder with reference to the accompanying drawings. In all of the drawings ~~for illustrating the embodiments~~, portions having the same functions are identified by the same reference numerals, and repeated explanations thereof will be omitted.

(First Embodiment)

connection with In this first embodiment, <sup>the</sup> description will be <sup>limited to</sup> ~~given~~ about an example in which the present invention is applied to a QFN type semiconductor device.

Fig. 1 is a ~~schematic~~ plan view (top view) showing <sup>the</sup> ~~an~~ appearance of a semiconductor device according to <sup>the</sup> ~~a~~ first embodiment of the present invention; Fig. 2 is a ~~schematic~~ bottom view (underside view) showing <sup>the</sup> ~~an~~ appearance of the semiconductor device ~~according to the first embodiment of the present invention~~; Fig. 3 is a ~~schematic~~ plan view (top view) showing an internal structure of the semiconductor device ~~according to the first embodiment of the present invention~~; Fig. 4 is a ~~schematic~~ plan view corresponding to a partially enlarged view of Fig. 3; Fig. 5 is a ~~schematic~~ bottom view (underside view) showing an internal structure of the semiconductor device ~~according to the first embodiment of the present invention~~; Fig. 6 is a ~~schematic~~ bottom view corresponding to a partially enlarged view of

Fig. 5, and ~~Figs. 7(a) and 7(b)~~ are schematic sectional views showing an internal structure of the semiconductor device according to the first embodiment of the present invention, of which Fig. 7<sup>A</sup>~~7(a)~~ is a sectional view taken along line a-a (first leads) in Fig. 3, and Fig. 7<sup>B</sup>~~7(b)~~ is a sectional view taken along line b-b in Fig. 3.

In Figs. 3 and 4, wires which will be described later are partially omitted to make the drawings easier to ~~see~~<sup>understand</sup>.

As shown in Figs. 1 to 6 and Figs. 7<sup>A</sup>~~7(a)~~ and 7<sup>B</sup>~~7(b)~~, the semiconductor device of this first embodiment, indicated at 1a, ~~is~~<sup>consists</sup> of a package structure having a semiconductor chip 2, first to fourth lead groups, each consisting of plural leads 5, plural bonding wires 7 and a resin sealing member 8. The semiconductor chip 2, the plural leads 5 in the first to fourth lead groups and the plural bonding wires 7 are sealed with the resin sealing member 8.

As shown in Fig. 3, ~~a plane~~<sup>as seen in the plane</sup> shape of the semiconductor chip 2 intersecting its thickness direction is a quadrangular shape. In this embodiment, it is a square. For example, the semiconductor chip 2 ~~is of a configuration~~<sup>consists of</sup> having a semiconductor substrate, plural transistor elements formed on a main surface of the semiconductor substrate, a multi-layer interconnection comprising plural stages of insulating layers and wiring layers on the main

surface of the semiconductor substrate, and a surface protecting film (a final protecting layer) formed so as to cover the multi-layer inter connection. For example, the insulating layers are formed by silicon oxide films and the wiring layers are formed by ~~such~~ <sup>such</sup> metallic films <sup>as</sup> films of aluminum (Al), aluminum alloy, copper (Cu), or copper alloy. The surface protecting film is formed, for example, of a multi-layer film which ~~is~~ <sup>consists of</sup> a stack of an inorganic insulating film, such as silicon oxide film or silicon nitride film, and an organic insulating film.

As shown in Figs. 3 and  $7_{A/B}$ , the semiconductor chip 2 has a main surface (a circuit-forming surface) 2x and a back surface 2y which are positioned opposite to each other, with an integrated circuit being formed on the main surface 2x of the semiconductor chip 2. The integrated circuit is mainly composed of transistor elements formed on the main surface of the semiconductor substrate and wiring lines formed in the multi-layer interconnection.

Plural bonding pads (electrodes) 3 are formed on the main surface 2x of the semiconductor chip 2. The plural bonding pads 3 are arranged along the four sides of the semiconductor chip 2. The plural bonding pads 3 are formed on the top wiring layer in the multi-layer interconnection of the semiconductor chip 2 and are exposed through bonding

apertures which are formed in the surface protecting film of the semiconductor chip 2, <sup>at portions</sup> corresponding ~~the~~ to the bonding pads 3.

As shown in Figs. 1 to 3, ~~a plane~~ <sup>the</sup> shape of the resin sealing member 8 in a direction intersecting the thickness direction of the resin sealing member is quadrangular. In this embodiment, it is a square. As shown in Figs. 1, 2, <sup>7A</sup> and <sup>B</sup> ~~7A~~, the resin sealing member 8 has a main surface (upper surface) 8x and a back surface (lower surface, mounting surface) 8y, which are positioned opposite to each other, and <sup>the</sup> ~~a~~ plane size (contour size) of the semiconductor chip 2 is larger than that of the resin sealing member 8.

For the purpose of diminishing stress, the resin sealing member 8 is formed, for example, using a biphenyl-based thermosetting resin with a phenolic curing agent, silicone rubber and <sup>a</sup> filler incorporated therein. The resin sealing member 8 is formed by a transfer molding method which is suitable for mass production. According to the transfer molding method, ~~there is used~~ a molding die equipped with pots, runners, resin injecting gates and <sup>is used</sup> cavities, and a thermosetting resin is injected from the pots into the cavities through <sup>the</sup> runners and resin injecting gates to form resin sealing members.

For manufacturing a resin-sealed type semiconductor

device, there usually is adopted an individual type transfer molding method wherein ~~there is used~~ <sup>is used</sup> a lead frame having plural product-forming areas, and semiconductor chips mounted in the product-forming areas, respectively, are sealed with resin, product-forming area by product-forming area, or a block molding type transfer molding method <sup>is employed</sup> wherein ~~there is used~~ <sup>is used</sup> a lead frame having plural product-forming areas, and semiconductor chips mounted on the product-forming areas respectively are sealed with resin all together. The individual type transfer molding method is adopted for manufacturing the semiconductor device 1a of this first embodiment.

As shown in Figs. 3 and 4, the first to fourth lead groups are arranged <sup>at positions</sup> corresponding to the four sides of the resin sealing member 8, and the plural leads 5 in each lead group are arranged along each side of the resin sealing member. The plural leads 5 in each lead group extend from each side face 8z of the resin sealing member 8 to the semiconductor chip 2.

The plural bonding pads 3 formed on the semiconductor chip 2 are electrically connected, respectively, to the plural leads 5 in the first to fourth lead groups. In this first embodiment, the electric connection between the bonding pads 3 on the semiconductor chip 2 and the leads 5

is made through bonding wires 7. <sup>7b</sup> Ends on one side of the bonding wires 7 are connected to the bonding pads 3 on the semiconductor chip 2, while <sup>7a</sup> opposite ends thereof are connected to the leads 5 in the area outside (around) the semiconductor chip 2. For example, gold (Au) wires are used as the bonding wires 7. As an example of a method for connecting the wires 7, there is <sup>a</sup> ~~used~~ nail head bonding (ball bonding) method which uses thermosonic wire bonding.

As shown in Figs. 3 to 6 and Figs. <sup>A</sup> 7~~A~~, <sup>B</sup> 7~~B~~, the plural leads 5 in each lead group includes plural leads 5a and plural leads 5b having terminal portions 6, respectively, on <sup>one</sup> ~~end sides~~ (close to the semiconductor chip 2) and on <sup>the</sup> ~~opposite end sides~~ (close to the side faces 8z of the resin sealing member 8). Terminal portions 6b of the leads 5b are arranged near the side faces 8z (peripheral edges) of the resin sealing member 8, while terminal portions 6a of the leads 5a are arranged inside the terminal portions 6b of the leads 5b; in other words, the terminal portions 6a are positioned away from the side faces 8z (peripheral edges) of the resin sealing member 8 relative to the terminal portions 6a of the leads 5a. That is, as shown in Figs. <sup>A</sup> 7~~A~~ and <sup>B</sup> 7~~B~~, the distance L1 from each side face 8z (peripheral edge) of the resin sealing member 8 to each of the terminal portions 6a spaced inwards from the side face

is longer than the distance L2 from each side face 8z (peripheral edge) of the resin sealing member 8 to each of the terminal portions 6b spaced inwards from the side face.

As shown in Figs. 7<sup>A</sup><sub>1</sub> and 7<sup>B</sup><sub>1</sub>, the terminal portions 6 (6a, 6b) are formed integrally with the leads 5 (5a, 5b). The thickness of the other portion of each lead 5, exclusive of the corresponding terminal portion 6, is smaller than that of the terminal portion 6 (the thickness of the terminal portion 6 > the thickness of the other portion). As shown in Fig. 4, the width 6W of each of the terminal portions 6 (6a, 6b) is larger than the width 5W of each lead 5 at a terminal end portion on the side opposite to an end side.

As shown in Figs. 3 and 4, the plural leads 5 in each lead group ~~are of~~<sup>have</sup> a construction wherein leads 5a and 5b are arranged alternately and repeatedly in one direction (along the corresponding side of the resin sealing member 8) so as to be adjacent to each other.

As shown in Figs. 2 and 7<sup>A</sup><sub>1</sub>, 7<sup>B</sup><sub>1</sub>, the terminal portions 6 (6a, 6b) of the leads 5 (5a, 5b) are exposed from the back surface 8y of the resin sealing member 8 and are used as external terminals. A solder layer 9 is formed on the tip of each terminal portion 6, for example, by plating or printing. The semiconductor device 1a of this

first embodiment is packaged by soldering these connections (5a, 5b) to electrodes (foot print, lands, pads) formed on a wiring substrate.

In each lead group, the terminal portions 6 of the plural leads 5 are arranged <sup>in fashion</sup> zigzag in two rows along the corresponding side of the resin sealing member 8, as shown in Figs. 2 to 6. The first row closest to the side of the resin sealing member 8 is made up of terminal portions 5b, while the second row positioned inside the first row is made up of terminal portions 5a. As shown in Figs. 2 and 4, <sup>the</sup> layout pitch 6P2 of the first row of terminal portions 6b and <sup>the</sup> layout pitch 6P1 of the second row of terminal portions 6a are wider than a layout pitch 5P between opposite ends of adjacent leads 5.

In this first embodiment, the layout pitch 6P2 of terminal portions 6b and the layout pitch 6P1 of terminal portions 6a are, say, 650  $\mu\text{m}$  or so, while the layout pitch 5P between opposite end portions of adjacent leads 5 is,

<sup>for example</sup> say, 400  $\mu\text{m}$  or so. The width 6W of each terminal portion 6 (6a, 6b) is, <sup>for example</sup> say, 300  $\mu\text{m}$  or so. The width 5W on the opposite end portion of each lead 5 (5a, 5b) is, <sup>for example</sup> say, 200  $\mu\text{m}$  or so. The distance L1 of each terminal portion 6a spaced inwards from each side face 8z (peripheral edge) of the resin sealing member 8 is 800  $\mu\text{m}$  or so and the distance



L2 of each terminal portion 6b spaced inwards from each side face 8z (peripheral edge) of the resin sealing member 8 is, ~~say~~ <sup>for example</sup>, 250  $\mu\text{m}$  or so. The thickness of each terminal portion 6 (6a, 6b) is, ~~say~~ <sup>for example</sup>, 125 to 150  $\mu\text{m}$  or so and the thickness of the other portion of each lead 5 exclusive of the corresponding terminal portion 6 is, ~~say~~ <sup>for example</sup>, 65 to 75  $\mu\text{m}$  or so.

In the semiconductor device 1a of this first embodiment, as described above, there are ~~formed~~ leads 5b and 5a. <sup>have</sup> The leads 5b <sup>that are</sup> having terminal portions 6b, <sup>are</sup> exposed from the back surface 8y of the resin sealing member 8 and used as external terminals. <sup>have</sup> The leads 5a <sup>that are</sup> having terminal portions 6a, <sup>are</sup> exposed from the back side 8y of the resin sealing member 8 and <sup>are</sup> used as external terminals. <sup>are</sup> The terminal portions 6a <sup>being</sup> positioned inside the terminal portions 6b, the leads 5a and 5b being arranged alternately repeatedly along the sides of the resin sealing member 8. Further, the width 6W of each terminal portion 6 (6a, 6b) is larger than the width 5W of the opposite end portion of each lead 5 (5a, 5b).

According to such a package structure, even if the leads 5 (5a, 5b) are micro-sized, it is possible to ensure a required area of each terminal portion 6 (6a, 6b) <sup>that is</sup> necessary for attaining a high reliability in packaging, and, hence, ~~it is~~

possible to attain a multi-pin structure without changing the package size.

As shown in Figs. 5, 6 and 7<sup>A</sup>~~100~~, 7<sup>B</sup>~~100~~, end portions on one side of the leads 5a are fixedly bonded to the back surface 2y of the semiconductor chip 2 through an adhesive 4. The opposite end portions of the leads 5a terminate in the side faces 8z (peripheral edges) of the resin sealing member 8. End portions on one side of the leads 5b terminate outside (around) the semiconductor chip 2, while the opposite end portions thereof terminate in the side faces 8z (peripheral edges) of the resin sealing member 8. That is, the semiconductor device 1a of this first embodiment 1 has a package structure <sup>in which the</sup> ~~such that~~ end portions on one side of the leads 5a, whose terminal portions 6a are positioned inside the terminal portions 6b of the leads 5b, are fixedly bonded to the back surface 2y of the semiconductor chip 2 through the adhesive 4. As the adhesive 4, there is ~~used~~ an insulating polyimide resin film including adhesive layers on both sides of a resin layer. For example, the insulating resin film is formed so as to cover the back side 2y of the semiconductor chip 2.

Next, with reference to Figs. 8 and 9, a description will be given of a lead frame <sup>that may be</sup> ~~used~~ in manufacturing the semiconductor device 1a.

Fig. 8 is a ~~schematic~~ plan view showing the whole of a lead frame used in manufacturing the semiconductor device 1a of this first embodiment, and Fig. 9 is a ~~schematic~~ plan view corresponding to a partially enlarged view of Fig. 8.

As shown in Fig. 9, the lead frame, indicated at LF, <sup>consists</sup> of a multi-frame structure, wherein plural product-forming areas (device-forming areas) <sup>that are</sup> 23, partitioned by a frame body (support member) 20, which includes an outer frame portion 21 and an inner frame portion 22, are arranged in a matrix shape. In each of the product-forming areas 23, there are ~~arranged~~ first to fourth lead groups, each consisting of plural leads 5, as shown in Fig. 9. <sup>The</sup> ~~A~~ plane shape of each product-forming area 23 is quadrangular. The first to fourth lead groups are arranged <sup>at positions</sup> corresponding ~~to~~ to four portions of the frame body 20 which surround each of the product-forming areas 23. The plural leads 5 in each lead group include plural leads 5a and 5b. The leads 5a and 5b are arranged alternately and repeatedly in one direction so as to be adjacent to each other. The plural leads 5 in each lead group are connected to corresponding portions (outer frame portion 21 and inner frame portions 22) of the frame body 20. For enhancing the bondability to bonding wires, each of the plural leads 5 in each lead group has a plating layer consisting mainly of silver (Ag)

at a portion thereof to be connected to a corresponding bonding wire.

For fabricating the lead frame LF, first there is ~~provided~~ a metallic sheet formed of, for example, copper (Cu), copper alloy, or iron (Fe)-nickel (Ni) alloy and having a thickness of about 125 to 150  $\mu\text{m}$ , and one side of the metallic sheet is coated with a photoresist film at positions where leads 5 are to be formed. Likewise, both sides of the metallic sheet are coated with a photoresist film at positions where terminal portions 6 are to be formed. Then, in this state, the metallic sheet is etched using a chemical solution to thin the metallic sheet to about half (65 to 75  $\mu\text{m}$ ) (half etching) in the areas where one side is coated with the photoresist film. By etching the metallic sheet in such a manner, the metallic sheet areas where both sides are not coated with the photoresist film disappear completely, while leads 5 having a thickness of about 65 to 75  $\mu\text{m}$  are formed in the areas where one side is coated with the photoresist film. Further, as to the metallic sheet areas where both sides are coated with the photoresist film, since they are not etched with the chemical solution, ~~there are formed~~ projecting terminal are formed which have portions 6 ~~having~~ the same thickness (125 to 150  $\mu\text{m}$ ) as that before the etching. Next, the photoresist film is

removed, and thereafter, a plating layer is formed on wire connecting faces on end sides of the leads 5, whereby the lead frame LF shown in Figs. 8 and 9 is completed.

Next, with reference to Figs. <sup>12A, 12B</sup>~~12~~ and 13, a description will be given below about a molding die to be used in manufacturing the semiconductor device 1a.

Figs. 12<sup>A</sup>~~(A)~~ and 12<sup>B</sup>~~(B)~~ are ~~schematic~~ sectional views showing a positioned state of a molding die in a molding step during manufacture of the semiconductor device, of which Fig. 12<sup>A</sup>~~(A)~~ is a sectional view taken along first leads and Fig. 12<sup>B</sup>~~(B)~~ is a sectional view taken along second leads.

Fig. 13 is a ~~schematic~~ plan view showing a positioned state of the lead frame within the molding die in the molding step.

A molding die 25 has <sup>such</sup>~~such~~ a construction as shown in Figs. <sup>12A, 12B</sup>~~12~~ and 13, though no limitation is made thereto, wherein the molding die 25 has an upper die half 25a and a lower die half 25b, which are vertically divided from each other, <sup>and which have</sup> further ~~having~~ pots, cull portions, runners, resin injecting gates, cavities 26 and air vents. In the molding die 25, the lead frame LF is positioned between a mating surface of the upper die half 25a and that of the lower die half 25b. The cavities 26 into which resin is to be

injected are defined by the upper and lower die halves 25a, 25b when the mating surfaces of both die halves are brought into face to face <sup>contact</sup> with each other. In this embodiment, the cavities 26 in the molding die 25 are defined, for example, by concave portions formed in the upper and lower mold halves 25a, 25b, respectively, though no limitation is made thereto. The cavities 26 are formed in a plural number correspondingly to the plural product-forming areas 23 of the lead frame LF.

Next, with reference to Figs. 10<sup>A</sup> to 16<sup>B</sup>, a description will be given below about how to manufacture the semiconductor device 1a.

Figs. 10<sup>A</sup> and 10<sup>B</sup> are schematic sectional views showing a chip mounting step in the manufacturing process for the semiconductor device, of which Fig. 10<sup>A</sup> is a sectional view taken along first leads and Fig. 10<sup>B</sup> is a sectional view taken along second leads; Figs. 11<sup>A</sup> and 11<sup>B</sup> are schematic sectional views showing a wire bonding step in the manufacturing process for the semiconductor device, of which Fig. 11<sup>A</sup> is a sectional view taken along first leads and Fig. 11<sup>B</sup> is a sectional view taken along second leads; Figs. 14<sup>A</sup> and 14<sup>B</sup> are schematic sectional views showing a resin injected state into each cavity of the molding die in the molding step during manufacture of

the semiconductor device, of which Fig. 14<sup>A</sup>~~(14)~~ is a sectional view taken along first leads and Fig. 14<sup>B</sup>~~(14)~~ is a sectional view taken along second leads; Fig. 15 is a ~~schematic~~ plan view of the lead frame after the molding step during manufacture of the semiconductor device; and Figs. 16<sup>A</sup>~~(16)~~ and 16<sup>B</sup>~~(16)~~ are ~~schematic~~ sectional views showing a solder layer forming step during manufacture of the semiconductor device, of which Fig. 16<sup>A</sup>~~(16)~~ is a sectional view taken along first leads and Fig. 16<sup>B</sup>~~(16)~~ is a sectional view taken along second leads.

First, the lead frame LF shown in Figs. 8 and 9 is provided, and, thereafter, as shown in Figs. 10<sup>A</sup>~~(10)~~ and 10<sup>B</sup>~~(10)~~, semiconductor chips 2 are fixedly bonded to the lead frame LF. The bonding and fixing of both ~~the~~ lead frame LF and ~~the~~ semiconductor chips 2 are conducted by bonding and fixing end portions on one side of leads 5 to the back surfaces 2y of the semiconductor chips 2 through an adhesive 4. In this step, the bonding and fixing of the semiconductor chips 2 are performed with the lead frame LF loaded onto a heat stage 27a, but since projecting terminal portions 6 are positioned on the back surface of the lead frame LF, it is preferable that concave portions 28 are formed in the heat stage 27a at positions corresponding to the terminals 6. With the concave portions 28, it is possible to support

the lead frame LF stably, and, <sup>it is</sup> hence possible to prevent deformation of the leads 5 at the time of mounting the semiconductor chips 2 or <sup>to prevent</sup> a positional deviation of the chips.

Next, as shown in Figs. 11<sup>A</sup>~~(A)~~ and 11<sup>B</sup>~~(B)~~, plural bonding pads 3 arranged on the main surfaces 2x of the semiconductor chips 2 and plural leads 5 are electrically connected together through plural bonding wires 7. This step is also carried out with the lead frame LF loaded onto a heat stage 27b. <sup>Thus,</sup> ~~also~~ it is preferable that concave portions 28 be formed in the heat stage 27b at positions corresponding to the terminal portions 6. With the concave portions 28, it is possible to prevent deformation of the leads 5 in wire bonding or <sup>to prevent</sup> a positional deviation of the bonding wires 7.

Then, as shown in Figs. 12<sup>A</sup>~~(A)~~, 12<sup>B</sup>~~(B)~~ and Fig. 13, the lead frame LF is positioned between the upper and lower die halves 25a, 25b of the molding die 25.

The positioning of the lead frame LF is performed in a state in which the semiconductor chip 2, leads 5 and bonding wires 7 in each of the product-forming areas 23 are positioned in the interior of each of the cavities 26.

Further, the positioning of the lead frame LF is conducted in a state in which the opposite end portions of



the leads 5 (5a, 5b) are vertically sandwiched between the mating surfaces of the upper and lower die halves 25a, 25b and the terminal portions 6 (6a, 6b) of the leads 5 (5a, 5b) are in contact with inner surfaces of the cavities 26.

Next, as shown in Fig. <sup>14A, 14B</sup> ~~14~~, with the lead frame LF <sup>indicated</sup> positioned as above, for example, a thermosetting resin is injected from the pots in the molding die 25 into the cavities 26 through cull portions, runners and resin injecting gates to form resin sealing members 8. The semiconductor chips 2, plural leads 5 and plural bonding wires 7 are sealed with the resin sealing members 8.

In this step, the terminal portions 6 of the leads 5 are exposed from the back surfaces 8y of the resin sealing members 8 to form packages.

Next, the lead frame LF is taken out from the molding die 25. In manufacturing the semiconductor device 1a of this first embodiment, ~~there is adopted~~ <sup>is adopted</sup> an individual type transfer molding method wherein the lead frame LF having plural product-forming areas 23 is used and sealing with resin is performed individually for each of the semiconductor chips mounted in the product-forming areas 23. Therefore, as shown in Fig. 15, the resin sealing members 8 <sup>each</sup> are ~~each~~ formed individually for each of the product-forming areas 23 of the lead frame LF.

Then, as shown in Fig. <sup>16A, 16B</sup>~~15~~, a solder layer 9 is formed, for example, by plating or printing on the surface of each of the terminal portions 6 exposed from the back surface 8y of each of the resin sealing members <sup>and</sup> 8; thereafter, a mark, such as product name, is printed on the main surface 8x of each of the resin sealing members 8, followed by a cutting step of separating the leads 5 from the frame body 20 and a cutting step of separating unnecessary portions of the lead frame LF from the lead frame, whereby the semiconductor device 1a of this first embodiment is nearly completed.

In the molding step during manufacture of the semiconductor device 1a, as shown in Fig. <sup>12A, 12B</sup>~~12~~, ends on one side of the leads 5a are bonded and fixed to the back surface 2y of the semiconductor chip 2. If resin is injected into the cavity 26 in such a state, it is possible to suppress displacement of the leads 5a which is caused by <sup>the</sup> flow ~~the~~ of ~~the~~ resin injected into the cavity 26. Consequently, it is possible to suppress deterioration of the adhesion between the inner surface of the cavity 26 and the terminal portions 6a of the leads 5a; <sup>sites</sup> and, hence, possible to prevent the occurrence of an inconvenience <sup>in which</sup> ~~such that~~ the terminal portions 6a of the leads 5a serving as back electrodes (external terminals) of the resin sealing member 8 <sup>are</sup> ~~is~~ covered with resin flash.

On the other hand, positioning of the lead frame LF is performed in a state in which the opposite end portions of the leads (5a, 5b) are vertically sandwiched between the mating surfaces of the upper and lower die halves 25a, 25b and the terminal portions 6 (6a, 6b) of the leads 5 (5a, 5b) are in contact with the inner surface of each cavity 26. In this way By ~~so doing~~, with the resilience of the metallic sheet which constitutes the lead frame LF, a force is created so are urged toward that the terminal portions 6 of the leads 5 ~~are urged toward~~ the inner surface of the cavity 26. As a result, the terminal portions 6 of the leads 5 come into close contact with the inner surface of the cavity 26. However, this urging force becomes weaker as the distance from ~~the~~ clamp portions (peripheral edges of each of the cavities 26) of the molding die 25, which holds the opposite ends of the leads 5 grippingly, becomes longer. Therefore, the terminal portions that are 6a spaced a larger distance from the clamp portions of the molding die than the terminal portions 6b provided are weaker in the urging force against the inner surface of each cavity 26. That is, the terminal portions 5a that are farther from the clamp portions of the molding die 25 than the terminal portions 5b are deteriorated with respect to ~~in its~~ adhesion to the cavity 26 and the inconvenience of the terminal portions 6a being covered with resin flash is ~~becomes~~ likely

to occur.

On the other hand, in this first embodiment, <sup>the</sup> end portions on one side of the leads 5a are bonded and fixed to the back surface 2y of the semiconductor chip 2. According to this construction, it is possible to suppress <sup>a</sup> lowering of the urging force of the terminal portions 6a acting on the inner surface of the cavity 26. Consequently, it is possible to suppress deterioration of the adhesion between the inner surface of the cavity 26 and the terminal portions 6a of the leads 5a, <sup>thus</sup> and, hence, possible to suppress the occurrence of the inconvenience that the terminal portions 6a of the leads 5a, serving as back electrodes (external terminals) of the resin sealing member 8, are covered with resin flash.

Therefore, by bonding and fixing end portions on one side of the leads 5 to the back surface 2y of the semiconductor chip 2, it is possible to suppress the occurrence of resin flash caused by <sup>the</sup> flow ~~ing~~ of resin and <sup>to</sup> suppress the occurrence of resin flash caused by a long distance from the clamp portions of the molding die 25. As a result, it is possible to improve the reliability at the time of soldering the semiconductor device to the wiring substrate. Moreover, since the resin flash removing step becomes unnecessary, a semiconductor device having a high

mounting reliability can be manufactured at a low cost.

According to the method wherein end portions on one side of the leads 5a are fixed to the back surface 2y of the semiconductor chip 2, several types of semiconductor chips <sup>which are</sup> different in plane size can be mounted on the lead frame LF, and, therefore, it is possible to attain <sup>the</sup> rationalization of <sup>the</sup> productivity and <sup>a</sup> the reduction of <sup>the</sup> cost. For mounting several types of semiconductor chips <sup>which are</sup> different in plane size, the front ends of <sup>the</sup> leads need not be cut short to match the contour of the semiconductor chip which is the largest in plane size, and, therefore, it is possible to select the length of bonding wires 7 in accordance with the chip contour, whereby wire shift caused by <sup>the</sup> flow ~~of~~ of ~~the~~ resin injected into the cavity 26 can be suppressed.

In this first embodiment, end portions on one side of the leads 5b are not bonded and fixed to the back surface of the semiconductor chip, but terminate outside the semiconductor chip. It is preferable to fix all the leads to the back surface of the semiconductor chip 2, but in the case where the number of leads is large, it is difficult to fix all the leads to the back surface 2y of the semiconductor chip 2. This is because it is necessary that the layout pitch at end portions on one side of the leads are ~~made~~ narrower than that at the opposite ends of the

leads, and because a limit is encountered in machining the leads. Accordingly, where the number of leads is large, it is preferable that the leads 5a having terminal portions 6a which are worst <sup>with regard to</sup> ~~in point of~~ resin flash occurrence are selected and fixed to the back surface of the semiconductor chip 2 as in this first embodiment.

(Modification)

Figs. 17<sup>A</sup>~~17~~ and 17<sup>B</sup>~~17~~ are ~~schematic~~ sectional views showing an internal structure of a semiconductor device according to a modification of the first embodiment, of which Fig. 17<sup>A</sup>~~17~~ is a sectional view taken along first leads and Fig. 17<sup>B</sup>~~17~~ is a sectional view taken along second leads.

In the <sup>-described</sup> ~~above~~ first embodiment, reference has been made to an example in which end portions on one side of the leads 5a, having terminal portions 6a positioned inside (the semiconductor chip 2 side) the terminal portions 6b of the leads 5b, are fixed to the back surface of the semiconductor chip 2. However, ~~also~~ as to the leads 5b, like the leads 5a, their end portions on one side may be bonded and fixed to the back surface 2y of the semiconductor chip 2, as shown in Figs. 17<sup>A</sup>~~17~~ and 17<sup>B</sup>~~17~~. In this case, also at the terminal portions 6b positioned outside the terminal portions 6a, it is possible to suppress

the occurrence of any inconvenience caused by resin flash.

(Second Embodiment)

Figs. 18<sup>A</sup>~~18A~~ and 18<sup>B</sup>~~18B~~ are schematic sectional views showing an internal structure of a semiconductor device according to a second embodiment of the present invention, of which Fig. 18<sup>A</sup>~~18A~~ is a sectional view taken along first leads and Fig. 18<sup>B</sup>~~18B~~ is a sectional view taken along second leads.

As shown in Figs. 18<sup>A, B</sup>~~18A, 18B~~, a semiconductor device 1b of this second embodiment is basically ~~of~~<sup>the</sup> the same configuration as the first embodiment and is different in the following configuration.

The semiconductor device 1b of this second embodiment has a package structure wherein the semiconductor device has a base (support base) 10 for supporting the semiconductor chip 2, the semiconductor chip 2 being bonded and fixed to a main surface of the base 10 through the adhesive 4, and end portions on one side of leads 5 (5a, 5b) are bonded and fixed through an adhesive to a back side of the base 10 opposite to the main surface. As the base 10, it is preferable to use an insulating base, such as a resin tape, for example, taking ~~a~~<sup>the</sup> dielectric characteristic for both ~~the~~<sup>the</sup> semiconductor chip 2 and ~~a~~<sup>the</sup> leads 5a into account. When a heat dissipating characteristic is taken into

account, a metallic base formed of a metallic material <sup>that has a</sup> high thermal conductivity may be used. However, in the case of using an electrically conductive metallic base, it is necessary to use an insulating adhesive for bonding between the base 10 and the leads 5a and for bonding between the base 10 and the semiconductor chip 2.

Such a package structure is obtained by using a lead frame with the base 10 bonded and fixed to end portions on one side of the leads 5 in the manufacturing process or by bonding and fixing the base 10 to end portions on one side of the leads 5 and subsequently bonding and fixing the semiconductor chip 2 to the base 10.

Also, in such a package structure, ~~there are obtained~~ <sup>are obtained</sup> the same effects as in the first embodiment.

(Third Embodiment)

Figs. 19<sup>A</sup>~~19A~~ and 19<sup>B</sup>~~19B~~ are ~~schematic~~ sectional views showing an internal structure of a semiconductor device according to a third embodiment of the present invention, of which Fig. 19<sup>A</sup>~~19A~~ is a sectional view taken along first leads and Fig. 19<sup>B</sup>~~19B~~ is a sectional view taken along second leads.

As shown in Fig. 19<sup>A, 19B</sup>~~19A~~, a semiconductor device 1c of this third embodiment <sup>is</sup> basically <sup>the same</sup> of the same configuration as the second embodiment and is different in



the following configuration.

The semiconductor device 1c of this third embodiment has a package structure wherein end portions on one side of leads 5 (5a, 5b) are bonded and fixed to the main surface (the surface to which the semiconductor chip 2 is fixed, i.e., the chip-fixed surface) of the base 10 at positions around (outside) the semiconductor chip 2. The leads 5 each have a first portion S1, a second portion S2 bent from the first portion S1 to the back surface 8y of the resin sealing member 8, and a third portion S3 extending from the second portion S2 toward a side face 8z of the resin sealing member 8. The first portion S1 is bonded and fixed to the main surface of the base 10, and a terminal portion 6 is formed in the third portion S3. In other words, the leads 5 are each constituted so that the first portion S1 bonded and fixed to the main surface of the base 10 is positioned on the main surface side of the resin sealing member 8 relative to the third portion S3 having the terminal portion 6. Such leads 5 can be formed by punching or etching a metallic sheet to form predetermined patterns and by subsequent bending.

Such a package structure also affords the same *those obtained* effects as *in* the first embodiment.

In addition, since the rigidity of the leads 5

becomes high, the force of pushing the terminal portions 6 of the leads 5 against the inner surface of each cavity in the molding die is enhanced.

Moreover, since the thickness on the front end side of each of the leads 5 is absorbed by the thickness of the semiconductor chip 2, it is possible to attain ~~the~~ <sup>a</sup> reduction in thickness of the semiconductor device as compared with the case where end portions on one side of the leads 5 are bonded and fixed to the back surface (the side opposite to the side where the semiconductor chip 2 is fixed) of the base 10, as in the second embodiment.

Further, in each of the leads 5, since the first portion S1 bonded and fixed to the main surface of the base 10 is positioned on the main surface side of the resin sealing member 8 with respect to the third portion S3 having the terminal portion 6, the base 10 can be thickened without thickening the semiconductor device. Additionally, the base 10 can be exposed from the back surface of the resin sealing member 8, <sup>this is</sup> though not shown.

(Fourth Embodiment)

Figs. 20<sup>A</sup>~~(A)~~ and 20<sup>B</sup>~~(B)~~ are ~~schematic~~ sectional views showing an internal structure of a semiconductor device according to a fourth embodiment of the present invention, of which Fig. 20<sup>A</sup>~~(A)~~ is a sectional view taken along first

leads and Fig. 20<sup>B</sup>~~11A~~ is a sectional view taken along second leads.

As shown in Fig. 20A, 20B<sup>20A, 20B</sup>~~11A~~, a semiconductor device 1d of this fourth embodiment ~~is~~ basically ~~of~~<sup>the</sup> the same configuration as the third embodiment and is different in the following configuration.

The semiconductor device 1d of this fourth embodiment has a package structure wherein the back surface 2y of the semiconductor chip 2 is bonded and fixed through the adhesive 4 to the back surface of the base 10 opposite to the base main surface and the first portions S1 of leads 5 are bonded and fixed through an adhesive to the back surface of the base 10 at positions around the semiconductor chip 2. The semiconductor chip 2 is sealed with resin in a state in which its main surface 2x is positioned on the back surface 8y of the resin sealing member 8.

Such a package structure also affords the same ~~those obtained~~ effects as in the third embodiment.

(Fifth Embodiment)

Figs. 21<sup>A</sup>~~11A~~ and 21<sup>B</sup>~~11A~~ are schematic sectional views showing an internal structure of a semiconductor device according to this fifth embodiment, of which Fig. 21<sup>A</sup>~~11A~~ is a sectional view taken along first leads and Fig. 21<sup>B</sup>~~11A~~ is

a sectional view taken along second leads.

As shown in Fig. <sup>21A, 21B</sup> ~~21A~~, a semiconductor device 1e of this fifth embodiment ~~is~~ <sup>has</sup> basically ~~is~~ the same configuration as the foregoing modification of the first embodiment and is different in the following configuration.

In the semiconductor device 1e of this fifth embodiment has a package structure wherein terminal portions 5a are arranged below the semiconductor chip 2 and terminal portions 5b are arranged around the semiconductor chip 2. Such a package structure is applicable to the case where the number of leads is relatively small or the case where a large-sized semiconductor chip is mounted.

Also, in such a package structure, terminal portions 6 of leads 5 are pushed firmly against the inner surface of each cavity in the molding die, so that the same effects as <sup>those obtained</sup> ~~as~~ in the first embodiment are obtained. <sup>Rare</sup>

(Sixth Embodiment)

In the first embodiment, reference has been made to an example of manufacturing a semiconductor device in accordance with an individual type transfer molding method, but in this sixth embodiment, reference will be made to an example of manufacturing a semiconductor device in accordance with a block molding type transfer molding method.

Figs. 22<sup>A</sup>~~(111)~~ and 22<sup>B</sup>~~(111)~~ are schematic sectional views showing an internal structure of a semiconductor device according to this sixth embodiment, of which Fig. 22<sup>A</sup>~~(111)~~ is a sectional view taken along first leads and Fig. 22<sup>B</sup>~~(111)~~ is a sectional view taken along second leads.

As shown in Figs. 22<sup>A, 22B</sup>~~(111)~~, a semiconductor device 1f of this sixth embodiment is basically ~~of~~<sup>the</sup> the same configuration as the first embodiment and is different in the following configuration.

Each resin sealing member 8 formed in this sixth embodiment has a main surface 8x and a back surface 8y, both being almost the same in contour size. Side faces 8z of the resin sealing member 8 are substantially perpendicular to the main surface 8x and the back surface 8y. Plural leads 5, including leads 5a and 5b, are bonded and fixed at ends on one side thereof to the back surface 2y of the semiconductor chip 2 through an adhesive 4. A spacer 11 is bonded and fixed to the main surface 2x of the semiconductor chip 2 through an adhesive 12. The spacer 11, on the side opposite to the side bonded and fixed to the main surface 2x of the semiconductor chip 2, is exposed from the main surface (upper surface) 8x of the resin sealing member 8.

In manufacturing the semiconductor device 1f of this

sixth embodiment, ~~there is adopted~~<sup>is adopted</sup> a block molding type transfer molding method. According to this method, as will be described in detail later, the semiconductor device 1f is manufactured by forming a resin sealing member which seals with resin all of ~~the~~ semiconductor chips mounted, respectively, in plural product-forming areas of a lead frame and by subsequently dividing (dicing) the lead frame and the resin sealing member into individual product-forming areas of the lead frame.

The following description is now provided about how to manufacture the semiconductor device 1f with reference to Figs. 23<sup>A</sup> to 27.

Figs. 23<sup>A</sup>, 23<sup>B</sup> and 23<sup>C</sup> are schematic sectional views showing a manufacturing process for the semiconductor device of the sixth embodiment, of which Fig. 23<sup>A</sup> shows a chip mounting step, Fig. 23<sup>B</sup> shows a spacer mounting step, and Fig. 23<sup>C</sup> shows a wire bonding step. Figs. 24<sup>A</sup> and 24<sup>B</sup> are schematic sectional views showing a positioned state of a lead frame within a molding die in a molding step during manufacture of the semiconductor device of the sixth embodiment, of which Fig. 24<sup>A</sup> is a sectional view taken along first leads and Fig. 24<sup>B</sup> is a sectional view taken along second leads. Fig. 25 is a ~~schematic~~ plan view showing a positioned state of the lead frame within the

molding die in the molding step during manufacture of the semiconductor device of the sixth embodiment. Fig. 26 is a ~~schematic~~ plan view of the lead frame after the molding step in the manufacture of the semiconductor device of the sixth embodiment. Fig. 27 is a ~~schematic~~ plan view showing a state in which a resin sealing member has been divided product-forming area by product-forming area in the manufacture of the semiconductor device of the sixth embodiment.

First, the lead frame LF shown in Figs. 8 and 9 is provided. Thereafter, semiconductor chips 2 are bonded and fixed to the lead frame LF, as shown in Fig. 23 ~~A~~. The bonding and fixing between the lead frame LF and the semiconductor chips 2 are performed by bonding and fixing ends on one side of leads 5 to back sides 2y of the semiconductor chips 2 through an adhesive 4.

Next, as shown in Fig. 23 ~~B~~, a spacer 11 is bonded and fixed to a main surface 2x of each of the semiconductor chips 2 through an adhesive 12.

Then, as shown in Fig. 23 ~~C~~, plural bonding pads 3 arranged on the main surface 2x of the semiconductor chip 2 and plural leads 5 are connected together electrically through plural bonding wires 7.

Next, as shown in Figs. 24 <sup>A</sup>~~A~~, 24 <sup>B</sup>~~B~~ and Fig. 25, the

lead frame LF is positioned between an upper die half 30a and a lower die half 30b of a molding die 30.

The positioning of the lead frame LF is performed in a state in which plural product-forming areas 23 are positioned within one cavity 31, that is, semiconductor chips 2 mounted respectively in the product-forming areas 23, as well as leads 5 and bonding wires 7, are positioned within one cavity 31.

Further, the positioning of the lead frame LF is performed in a state in which terminal portions 6 of the leads 5 are <sup>m</sup>contact~~ed~~ with an inner surface portion of the cavity 31 opposed to the terminal portions 6 and an upper surface of the spacer 11 is <sup>m</sup>contact~~ed~~ with an inner surface portion of the cavity 31 opposed to the upper surface.

As the spacer 11, it is preferable to select a spacer having ~~such~~ <sup>which</sup> a thickness ~~as~~ permits a slight deflection of leads 5 when the lead frame LF is positioned within the molding die 30. As the spacer 11, it is preferable to select a spacer having a contour size such that side faces are positioned inside the bonding pads 3 on each of the semiconductor chips 2. As the spacer 11, it is preferable to select a spacer made of a material which has a thermal expansion coefficient close to that of the semiconductor chip 2, taking damage of the semiconductor chip 2 caused by



a difference in thermal expansion coefficient into account.

Further, as the spacer 11, it is preferable to select a <sup>that is</sup> spacer <sup>the</sup> thicker than <sup>such</sup> a loop height of each bonding wire 7 (height from the main surface 2x of the semiconductor chip 2 up to the top of the wire), taking into account ~~such~~ a molding defect, as the bonding wires 7 being exposed from the resin sealing member.

Next, with the lead frame LF positioned as <sup>indicated</sup> above, for example, a thermosetting resin is injected from pots in the molding die 30 into the cavity 31 through cull portions, runners and resin injecting gates to form a resin sealing member 32. The semiconductor chips 2, plural leads 4 and plural bonding wires 7 in the product-forming areas 23 are sealed with the resin sealing member 32, as shown in Fig. 25.

Then, the lead frame LF is taken out from the molding die 30 and a solder layer 9 is formed, for example, by plating or printing on the surface of each of <sup>the</sup> terminal portions 6 exposed from the back surface of the resin sealing member 32 in each of the product-forming areas 23. Thereafter, the lead frame LF and the resin sealing member 32 are divided per product-forming area 23 by dicing, for example, to form individual resin sealing members 8. In this way the semiconductor device 1f of this sixth

embodiment <sup>200</sup> shown in <sup>22A, 22B, 23</sup> Fig. ~~22~~, nearly completed.

In the manufacturing process according to this sixth embodiment, as shown in Figs. <sup>24A, 24B</sup> ~~24~~ and 25, at the time of positioning the lead frame LF within the molding die 30, end portions on one side of the leads 5 are fixed to the back side 2y of each of the semiconductor chips 2; the terminal portions 6 formed at the opposite end portions of the leads 5 are in contact with the inner surface portion of the cavity 31 opposed to the terminal portions 6; and the spacer 11 fixed to the main surface 2x of the semiconductor chip 2 is in contact with the inner surface portion of the cavity 31 opposed to the spacer 11, so that displacement of the leads 5 caused by <sup>the</sup> flow ~~of the~~ of the resin injected into the cavity 31 can be further suppressed in comparison with the first embodiment. Moreover, since the clamping force of the molding die 30 acts as an urging force <sup>to push</sup> ~~of pushing~~ the terminal portions 6 of the leads 5 against the inner surface of the cavity 31, the adhesion between the cavity inner surface and the terminal portions 6 of the leads 5 is improved. In this sixth embodiment, therefore, the inconvenience that the terminal portions 6 of the leads 5 are covered with resin flash can be further suppressed.

Particularly, in the block molding type transfer

molding method, an outer frame portion 21 in a frame body 20 of the lead frame LF, which frame portion surrounds the plural product-forming areas 23, is pinched (fixed grippingly) between the upper and lower die halves 30a, 30b of the molding die 30, but most of <sup>the</sup> inner frame portions 22, each positioned between adjacent product-forming areas 23, are not pinched (fixed grippingly) between the upper and lower die halves of the molding die 30, so that the leads 5 positioned between adjacent product-forming areas 23 are apt to undergo displacement due to <sup>the</sup> flow ~~ing~~ of ~~the~~ resin injected into the cavity 31, as compared with the leads 5 arranged at peripheral edges of the cavity 31. Thus, the present invention is effectively applicable particularly to the block molding type transfer molding method. Also, in the block molding type transfer molding method adopted in this sixth embodiment, it is possible to suppress the occurrence of resin flash which is apt to occur as the distance from the peripheral edges of the cavity 31 up to the external terminals 6 of the leads 5 becomes longer.

(Modification)

Figs. 28<sup>A</sup> ~~and 28~~ and 28<sup>B</sup> ~~are schematic~~ sectional views showing a positioned state of a lead frame within a molding die in a molding step during manufacture of a semiconductor device according to a modification of the sixth embodiment,

of which Fig. 28<sup>A</sup> is a sectional view taken along first leads and Fig. 28<sup>B</sup> is a sectional view taken along second leads.

In the ~~previous~~ sixth embodiment, reference has been made to an example in which resin is injected into the cavity 31 to form a resin sealing member in a state in which the terminal portions 6 of the leads 5 are <sup>in</sup> contact with the inner surface portion of the cavity 31 opposed to the terminal portions 6 and the upper surface of the spacer 11 is <sup>in</sup> contact with the inner surface portion of the cavity 31 opposed to the upper surface. However, the resin sealing member may be formed as <sup>shown</sup> in Fig. 28. More specifically, resin is injected into the cavity 31 to form a resin sealing member in a state in which a sheet 13 is interposed between the lead frame LF and the lower die half 30b of the molding die 30 and/or between the spacer 11 disposed on the main surface 2x of each of the semiconductor chips 2 and the upper die half 30a of the molding die 30. This method is generally called a sheet molding method. As the sheet 13, it is preferable to select, for example, a resin sheet which can be crushed easily with the clamping force of the molding die 30 and which can withstand a resin heat-curing temperature.

By the cavity of the molding die is meant a space to

be filled with resin. Therefore, in a conventional molding method not using the sheet 13, since a cavity is formed mainly by both upper and lower mold halves of a molding die, an inner surface of the cavity means a surface of the molding die. On the other hand, in the case of using the sheet 13 on both the upper and the lower die half side in the sheet molding method, a cavity is formed mainly by the sheet 13, and, therefore, an inner surface of the cavity means a surface of each sheet 13. Further in the case of using the sheet 13 on either the upper or the lower die half side, a cavity is formed mainly by the molding die and the sheet 13, and, therefore, an inner surface of the cavity means a surface of the molding die and that of the sheet 13.

(Seventh Embodiment)

Figs. 29<sup>A</sup>~~1~~ and 29<sup>B</sup>~~1~~ are ~~schematic~~ sectional views showing an internal structure of a semiconductor device according to a seventh embodiment of the present invention, of which Fig. 29<sup>A</sup>~~1~~ is a sectional view taken along first leads and Fig. 29<sup>B</sup>~~1~~ is a sectional view taken along second leads.

As shown in Figs. 29<sup>A, 29B</sup>~~1, 21B~~, a semiconductor device 1g of this seventh embodiment is basically <sup>has</sup> the same <sup>that of</sup> configuration as the second embodiment illustrated in Fig. 18 and is different in the following configuration.

The semiconductor device 1g of this seventh embodiment has a package structure wherein a spacer 11 is bonded and fixed to the main surface 2x of the semiconductor chip 2 through an adhesive 12 and an upper surface of the spacer 11 is exposed from the main surface (upper surface) 8x of the resin sealing member 8. For manufacturing the semiconductor device 1g, ~~there is adopted~~ <sup>is adopted for</sup> a block molding type transfer molding method ~~as an example.~~

Such a package structure is obtained by performing the resin-sealing operation in the molding step while keeping the terminal portions 6 of leads 5 in contact with an inner surface portion of the cavity opposed to the terminal portions 6 and keeping the upper surface of the spacer 11 in contact with an inner surface portion of the cavity opposed to the upper surface of the spacer 11.

Such a package structure also affords the same <sup>those obtained</sup> effects as <sup>in</sup> the sixth embodiment.

(Eighth Embodiment)

Figs. 30<sup>A</sup> ~~(1/1)~~ and 30<sup>B</sup> ~~(1/1)~~ are ~~schematic~~ sectional views showing an internal structure of a semiconductor device according to an eighth embodiment of the present invention, of which Fig. 30<sup>A</sup> ~~(1/1)~~ is a sectional view taken along first leads and Fig. 30<sup>B</sup> ~~(1/1)~~ is a sectional view taken along second leads.

As shown in Fig. <sup>30A, 30B</sup> ~~17~~<sup>18</sup>, a semiconductor device 1h of this eighth embodiment <sup>has</sup> ~~is~~ basically ~~of~~<sup>the</sup> same configuration as <sup>that of</sup> the third embodiment illustrated in Fig. 19 and is different in the following configuration.

The semiconductor device 1h of this eighth embodiment has a package structure wherein a spacer 11 is bonded and fixed to the main surface 2x of the semiconductor chip 2 through the adhesive 12 and an upper surface of the spacer 11 is exposed from the main surface 8x of the resin sealing member 8. In manufacturing the semiconductor device 1h, ~~there is adopted~~ a block molding type transfer molding <sup>is adopted, for</sup> method ~~as an~~ example.

Such a package structure is obtained by performing the resin-sealing operation in the molding step while keeping the terminal portions 6 of leads 5 in contact with an inner surface portion of the cavity opposed to the terminal portion 6 and keeping the upper surface of the spacer 11 in contact with an inner surface portion of the cavity opposed to the upper surface of the spacer 11.

Such a package structure also affords the same <sup>those obtained</sup> effects as <sup>in</sup> the sixth embodiment.

(Ninth Embodiment)

Figs. 31<sup>A</sup>~~18A~~ and 31<sup>B</sup>~~18B~~ are ~~schematic~~ sectional views showing an internal structure of a semiconductor device

according to a ninth embodiment of the present invention,  
of which Fig. 31<sup>A</sup>~~31~~ is a sectional view taken along first  
leads and Fig. 31<sup>B</sup>~~31~~ is a sectional view taken along second  
leads.

As shown in Figs. 31A, 31B<sup>31A, 31B</sup>, a semiconductor device 1j of  
this ninth embodiment ~~is~~ basically <sup>has</sup> the same  
configuration as, <sup>that of</sup> the fourth embodiment illustrated in Fig.  
20 and is different in the following configuration.

The semiconductor device 1j of this eighth embodiment  
has a package structure wherein a spacer 11 is bonded and  
fixed to the main surface (the side opposite to the side  
where the semiconductor chip 2 is fixed) of the base 10 and  
an upper surface of the spacer 11 is exposed from the main  
surface (upper surface) 8x of the resin sealing member 8.

In manufacturing the semiconductor device 1j, ~~there is~~  
<sup>is adopted, for</sup>  
~~adopted~~ a block molding type transfer molding method ~~as an~~  
example.

Such a package structure is obtained by performing  
the resin-sealing operation in the molding step while  
keeping the terminal portions 6 of leads 5 in contact with  
an inner surface portion of the cavity opposed to the  
terminal portions 6 and keeping the upper surface of the  
spacer 11 in contact with an inner surface portion of the  
cavity opposed to the upper surface of the spacer 11.



Such a package structure also affords the same <sup>those obtained</sup> effects as, in the sixth embodiment.

(Tenth Embodiment)

Figs. 32<sup>A</sup>~~1111~~ and 32<sup>B</sup>~~1111~~ are ~~schematic~~ sectional views showing an internal structure of a semiconductor device according to this tenth embodiment, of which Fig. 32<sup>A</sup>~~1111~~ is a sectional view taken along first leads and Fig. 32<sup>B</sup>~~1111~~ is a sectional view taken along second leads.

As shown in Figs. 32<sup>A, B</sup>~~1111~~, a semiconductor device 1k of this tenth embodiment ~~is~~ <sup>has</sup> basically <sup>the same</sup> configuration as <sup>that of</sup> the fifth embodiment illustrated in Fig. 21 and is different in the following configuration.

The semiconductor device 1k of this eighth embodiment has a package structure wherein a spacer 11 is bonded and fixed to the main surface 2x of the semiconductor chip 2 through an adhesive 12 and an upper surface of the spacer 11 is exposed from the main surface 8x of the resin sealing member 8. In manufacturing the semiconductor device 1k, ~~there is adopted~~ <sup>is adopted, for</sup> a block molding type transfer molding method ~~as an~~ example.

Such a package structure is obtained by performing the resin-sealing operation in the molding step while keeping the terminal portions 6 of leads 5 in contact with an inner surface portion of the cavity opposed to the

terminal portion 6 and keeping the upper surface of the spacer 11 in contact with an inner surface portion of the cavity opposed to the upper surface of the spacer 11.

Such a package structure also affords the same <sup>those obtained</sup> effects as <sup>in</sup> the sixth embodiment.

(Eleventh Embodiment)

Figs. 33<sup>A</sup><sub>(11A)</sub> and 33<sup>B</sup><sub>(11B)</sub> are ~~schematic~~ sectional views showing an internal structure of a semiconductor device according to this eleventh embodiment, of which Fig. 33<sup>A</sup><sub>(11A)</sub> is a sectional view taken along first leads and Fig. 33<sup>B</sup><sub>(11B)</sub> is a sectional view taken along second leads.

As shown in Fig. 33<sup>A, B</sup><sub>(11A, B)</sub>, a semiconductor device 1m of this eleventh embodiment <sup>has</sup> is basically <sup>that of</sup> the same configuration as the ninth embodiment illustrated in Fig. 31 and is different in the following configuration.

The semiconductor device 1m of this eleventh embodiment has a package structure using the base 10 as a spacer, in which the upper surface of the base 10 is exposed from the main surface (upper surface) 8x of the resin sealing member 8. A block molding type transfer molding method is adopted for manufacturing the semiconductor device 1m.

Such a package structure is obtained by performing the resin-sealing operation in the molding step while

keeping the terminal portions 6 of leads 5 in contact with an inner surface portion of the cavity opposed to the terminal portions 6 and keeping the upper surface of the base 10 in contact with an inner surface portion of the cavity opposed to the base 10.

Such a package structure also affords the same effects as <sup>those obtained</sup> in the sixth embodiment.

(Twelfth Embodiment)

Figs. 34<sup>A</sup> and 34<sup>B</sup> are schematic sectional views showing an internal structure of a semiconductor device according to this twelfth embodiment, of which Fig. 34<sup>A</sup> is a sectional view taken along first leads and Fig. 34<sup>B</sup> is a sectional view taken along second leads.

As shown in Figs. 34<sup>A, B</sup>, a semiconductor device 1n of this twelfth embodiment is basically <sup>the same</sup> the same configuration as the eighth embodiment illustrated in Fig. 30 and is different in the following configuration.

The semiconductor device 1n of this twelfth embodiment has a package structure using a semiconductor chip 14 as a spacer. According to this package structure, the semiconductor chip 14 is disposed on the main surface 2x of the semiconductor chip 2 and a back surface of the semiconductor chip 14 opposite to a main surface of the same chip is exposed from the main surface 8x of the resin

sealing member 8. The semiconductor chip 14 is mounted on the main surface 2x of the semiconductor chip 2 through salient electrodes 15 disposed between the main surface of the semiconductor chip 14 and the main surface 2x of the semiconductor chip 2. For example, a block molding type transfer molding method is adopted for manufacturing the semiconductor device 1n of this twelfth embodiment.

Such a package structure is obtained by performing the resin-sealing operation in the molding step while keeping the terminal portions 6 of leads 5 in contact with an inner surface portion of the cavity opposed to the terminal portions 6 and keeping the back surface of the semiconductor chip 14 in contact with an inner surface portion of the cavity opposed to the back surface.

Also, according to such a package structure, there are obtained the same effects those obtained as in the sixth embodiment.

(Thirteenth Embodiment)

In connection with this thirteenth embodiment, reference will be made below to a first manufacturing method for a semiconductor chip having a spacer.

Fig. 35 is a ~~schematic~~ sectional view showing ~~a~~ the ~~schematic~~ construction of the semiconductor chip of this thirteenth embodiment. Fig. 36 is a ~~schematic~~ plan view of a semiconductor wafer used in manufacturing the

semiconductor chip of this thirteenth embodiment; Fig. 37 is a ~~schematic~~ plan view of a wafer for spacers used in manufacturing the semiconductor chip of this thirteenth embodiment; and Figs. <sup>38A, 38B, 39A, 39B</sup> ~~38~~ and ~~39~~ are ~~schematic~~ sectional views showing ~~manufacturing~~ steps <sup>in the manufacture of</sup> for the semiconductor chip of this thirteenth embodiment.

As shown in Fig. 35, a spacer 11a is bonded and fixed through an adhesive 12 to a main surface 2x of a semiconductor chip 2 of this thirteenth embodiment. As <sup>connection with</sup> described in the sixth embodiment, the spacer 11a is <sup>used</sup> for supporting the semiconductor chip 2 on an inner surface of a cavity in a molding die during manufacture of a semiconductor device. As the spacer 11a, since it is to be bonded and fixed to the semiconductor chip 2, it is preferable to select a spacer made of a material whose thermal expansion coefficient is close to that of the semiconductor chip 2, taking into account damage of the semiconductor chip 2 caused by a difference in thermal expansion coefficient. For example, in the case where the semiconductor chip 2 is constituted mainly by a silicon substrate, it is preferable to use a spacer formed of silicon. In this thirteenth embodiment, the semiconductor chip 2 is constituted mainly by a silicon substrate and so is the spacer 11a.

connection with

As described in, the sixth embodiment, the spacer 11a has a contour size such that the spacer is positioned inside the bonding pads 3 formed on the semiconductor chip 2. Its thickness is larger than the loop height of each bonding wire. A description will be given below about how to manufacture the semiconductor chip 2 provided with the spacer 11a.

First, a semiconductor wafer 40<sup>see</sup> shown in Fig. 36, and a wafer 45 for spacers<sup>see</sup> shown in Fig. 37, are provided. For example, the wafers 40 and 45 are each constituted by a semiconductor substrate<sup>made</sup> of a single crystal silicon.

On a main surface of the semiconductor wafer 40, as shown in Fig. 36, plural chip-forming areas 42 partitioned by isolating regions 41 are arranged in a matrix form and an integrated circuit is formed in each of the plural chip-forming areas 42.

On a main surface of the wafer 45 for spacers, as shown in Fig. 37, plural spacer-forming areas 47 partitioned by isolating regions 46 as trench regions are arranged in a matrix form. The plural spacer-forming areas 47 are arranged<sup>at positions</sup> corresponding to the plural chip-forming areas 42, respectively, when the semiconductor wafer 40 and the wafer 45 for spacers are superimposed one another and are established<sup>at</sup> their positions. The isolating regions 46

are wider than the isolating regions 41 of the semiconductor wafer 40. The spacer-forming areas 47 are smaller in contour size than the chip-forming areas 42.

Next, as shown in Fig. 38(A), the semiconductor wafer 40 and the wafer 45 for spacers are established <sup>at</sup> ~~their~~ *where the respective main surfaces thereof are* positions in a mutually confronted state of ~~the respective main surfaces~~. Thereafter, as shown in Fig. 38(B), the wafer 45 is bonded and fixed (affixed) to the wafer 40 while interposing an adhesive 12 between each chip-forming area 42 and each spacer-forming area 47.

Then, the plural spacer-forming areas 47 of the wafer 45 for spacers are divided (diced) into individual areas to form spacers 11a, respectively, on the chip-forming areas 42 of the semiconductor wafer 40. The division of the wafer 45 for spacers is conducted, for example, by dicing the isolating regions 46 of the wafer 45. In this case, a depth position of a dicing blade is adjusted so as not to dice the semiconductor wafer 40.

Next, as shown in Fig. 39(B), the semiconductor wafer 40 is made thin, for example, by grinding or spin-etching a back surface of the wafer 40.

Next, the plural chip-forming areas 42 of the semiconductor wafer 40 are divided (diced) into individual areas to form semiconductor chips 2 each provided with a

spacer 11a, as shown in Fig. 39(C). For example, the division of the semiconductor wafer 40 is performed by dicing the isolating regions 41 on the semiconductor wafer 40.

With thinning of the semiconductor device, the associated semiconductor chip 2 tends to become thinner. As the semiconductor chip 2 becomes thinner, its mechanical strength is deteriorated, and ~~is~~ <sup>it is</sup> therefore apt to be damaged by a shock during conveyance of the chip with a collet or by a shock induced at the time of mounting the chip onto the lead frame.

On the other hand, by forming the spacer 11a in each of the chip-forming areas 42 in the stage of the semiconductor wafer 40, as in this thirteenth embodiment, each of the semiconductor chips 2 formed by dividing the semiconductor wafer 40 is high in mechanical strength in the presence of the spacer 11a. Consequently, it is possible to suppress the occurrence of ~~an inconvenience such as~~ damage of the semiconductor chip 2 caused by a shock during conveyance of the chip with a collet or by a shock induced at the time of mounting the semiconductor chip 2 on the lead frame.

In the case where the spacer 11 is mounted on each semiconductor chip 2 after the semiconductor chip 2 is



mounted on the lead frame LF, as shown in Fig. <sup>23A, 23B</sup> 23A, which illustrate the sixth embodiment, that is, after division of the semiconductor wafer into individual semiconductor chips, it is necessary that the spacer is mounted chip by chip. But this mounting work is troublesome and therefore the quality and cost are affected.

On the other hand, in this third embodiment, the spacers 11a are formed in individual chip-forming areas 42 in the stage of the semiconductor wafer 40, and thus, the spacers 11a can be mounted wafer by wafer, so that the mounting work can be simplified and it is possible to improve the quality and reduce the cost.

(Fourteenth Embodiment)

In this fourteenth embodiment, reference will be made to a second manufacturing method for a semiconductor chip having a spacer.

Figs. 40A to 42B are ~~schematic~~ schematic sectional views showing manufacturing steps for the semiconductor chip of this fourteenth embodiment.

First, as shown in Fig. 40A, a semiconductor wafer 40 is formed; then, as shown in Fig. 40B, a photosensitive resist film 50 is formed on a main surface of the semiconductor wafer 40 by a spin coating method for example; and, thereafter, as shown in Fig. 40C, a mask 51 formed of

glass, for example, is disposed on the resist film 50. The mask 51 has plural apertures <sup>at locations</sup> corresponding ~~to~~ to plural chip-forming areas 42 on the semiconductor wafer 40. Like the spacer-forming areas 47 of the wafer 45 for spacers shown in Fig. 37, the plural apertures each have a contour size smaller than each chip-forming area on the semiconductor wafer 40.

<sup>as shown in Fig 41A,</sup>  
Next, <sup>at</sup> the resist film 50 is exposed to light through the apertures of the mask 51, followed by development, to form a mask 52 for spacers on the main surface of the semiconductor wafer 40, the mask 52 being formed of the resist film 50.

Then, as shown in Fig. 41(B), an insulating layer 53 of a polyimide resin, for example, is formed in each aperture of the mask 52 for spacers by a spin coating method, for example, <sup>at</sup> then <sup>it</sup> is cured, and, thereafter, the mask 52 for spacers is removed from the main surface of the semiconductor wafer 40. Through these steps, spacers 11b are formed by the insulating layer 53, respectively, on the chip-forming areas of the semiconductor wafer 40.

Subsequently, as shown in Fig. 42(A), the semiconductor wafer 40 is made thin in the same way as in the thirteenth embodiment, and, then, the plural chip-forming areas 42 of the semiconductor wafer 40 are divided (diced)

into individual areas in the same manner as in the thirteenth embodiment to form semiconductor chips 2 having spacers 11b on their main surfaces, as shown in Fig. 42(B).

Also, in this fourteenth embodiment, wherein the semiconductor chips 2 are formed in the <sup>-described</sup> above manner, there can be obtained the same effects as <sup>those obtained</sup> in the thirteenth embodiment.

(Fifteenth Embodiment)

In this fifteenth embodiment, reference will be made to a third manufacturing method for a semiconductor chip having a spacer.

<sup>43A to 43C are</sup>  
Fig. <sup>A</sup>43 ~~is a schematic~~ sectional views showing <sup>in the manufacture of</sup> manufacturing steps <sup>A</sup>for the semiconductor chip of this fifteenth embodiment.

First, the semiconductor wafer 40 shown in Fig. 36 is formed, and, thereafter, as shown in Fig. 43(A), a mask 54 for screen printing is disposed on the main surface of the semiconductor wafer 40. The mask 54 has plural apertures <sup>at locations</sup> corresponding ~~to~~ to the plural chip-forming areas 42 on the semiconductor wafer 40. Like the spacer-forming areas 47 <sup>as</sup> on the wafer 45 for spacers, shown in Fig. 37, the plural apertures each have a contour size smaller than each of the chip-forming areas 42 on the semiconductor wafer 40.

Next, the apertures of the mask 54 are filled with,

for example, a polyimide resin by means of a squeezer to form an insulating layer 55, as shown in Fig. 43(B).

Thereafter, the mask 54 is removed from the main surface of the semiconductor wafer 40 and then the insulating layer 55

is cured. Through these steps, ~~there are formed~~ <sup>are formed</sup> spacers 11c by the insulating layer 55, respectively, on the chip-forming areas 42 on the semiconductor wafer 40.

Subsequently, the semiconductor wafer 40 is made thin in the same way as in the thirteenth embodiment, and, then, the plural chip-forming areas 42 of the semiconductor wafer 40 are divided (diced) into individual areas in the same manner as in the thirteenth embodiment to form semiconductor chips 2 having spacers 11b on their main surfaces.

Also, according to this fifteenth embodiment, wherein the semiconductor chips 2 are formed in the above, <sup>described</sup> manner, ~~there are obtained~~ <sup>are obtained</sup> the same effects as in the thirteenth embodiment.

(Sixteenth Embodiment)

In this sixteenth embodiment, reference will be made to an example in which the present invention is applied to a stack type semiconductor device.

Fig. 44 is a ~~schematic~~ sectional view showing an internal structure of the semiconductor device of this

sixteenth embodiment, Figs. 45(A) and 45(B) are ~~schematic~~ sectional views showing manufacturing steps for the semiconductor device of this sixteenth embodiment, of which Fig. 45(A) shows a chip mounting step and Fig. 45(B) shows a wire bonding step, and, Figs. 46(A) and 46(B) are ~~schematic~~ sectional views showing manufacturing steps for the semiconductor device of this sixteenth embodiment, of which Fig. 46(A) shows a chip mounting step and Fig. 46(B) shows a wire bonding step.

As shown in Fig. 44, a semiconductor device 60 of this sixteenth embodiment <sup>has</sup> is basically ~~of~~ <sup>that of</sup> the same configuration as the sixth embodiment and is different in the following configuration.

~~In~~ <sup>A</sup> The semiconductor device 60 of this sixteenth embodiment has a package structure wherein a semiconductor chip 61 is stacked on a main surface 2x of a semiconductor chip 2 through a spacer 11d and these two semiconductor chips are sealed with one resin sealing member 8. The semiconductor chip 61 is provided on a main surface thereof with an integrated circuit and plural bonding pads 3. A back surface of the semiconductor chip 61 opposite to the main surface thereof is bonded and fixed to an upper surface of the spacer 11d through an adhesive 62. A back surface of the spacer 11e is bonded and fixed to the main

surface of the semiconductor chip 61, while an upper surface of the spacer 11e opposite to the back surface is exposed from a main surface (upper surface) 8x of the resin sealing member 8. The plural bonding pads 3 on the semiconductor chip 61 are electrically connected respectively to corresponding plural leads 5 through bonding wires 7.

The semiconductor chips 2 and 61 used in this sixteenth embodiment are formed, for example, by the same semiconductor chip forming method as that described in the connection with the fourteenth or fifteenth embodiment. The semiconductor chip 61 used in this sixteenth embodiment is formed in a contour size larger than that of the semiconductor chip 2, though no limitation is made thereto. For manufacturing the semiconductor device 60 of this sixteenth embodiment, there is adopted, for ~~is adopted~~ a block molding type transfer molding method ~~as~~ <sup>A</sup> an example.

Such a package structure is obtained by performing the resin-sealing operation in the molding step, while keeping the terminal portions 6 of leads 5 in contact with an inner surface portion of the cavity opposed to the terminal portions 6 and keeping the upper surface of the spacer 11e in contact with an inner surface portion of the cavity opposed to the upper surface of the spacer 11d.

45A, 45B      46A, 46B

Next, with reference to Figs. ~~45~~ and ~~46~~, a description will be given below about how to manufacture the semiconductor device 60.

First, the lead frame LF shown in Figs. 8 and 9, as well as the semiconductor chips 2 and 61, are provided. The semiconductor chips 2 and 61 have spacers (11d, 11e) on the respective main surfaces.

Then, as shown in Fig. 45(A), the semiconductor chip 2 is bonded and fixed to the lead frame LF. The bonding and fixing between the lead frame LF and the semiconductor chip 2 are effected by bonding and fixing ends on one side of the leads 5 to a back surface 2y of the semiconductor chip 2.

Next, as shown in Fig. 45(B), the plural bonding pads 3 on the semiconductor chip 2 and the plural leads 5 are electrically connected together through plural bonding wires 7, and, thereafter, as shown in Fig. 46(A), the semiconductor chip 61 is bonded and fixed to the spacer 11d on the semiconductor chip 2. The bonding and fixing between the spacer 11d and the semiconductor chip 61 are effected by bonding and fixing the back surface of the semiconductor chip 61 to the upper surface of the spacer 11d.

Then, as shown in Fig. 46(B), the plural bonding pads

3 on the semiconductor chip 61 and the plural leads 5 are electrically connected together through plural bonding wires 7.

Thereafter, a resin sealing member is formed in the same way as in the sixth embodiment, and, <sup>it is</sup> then, divided (diced) in the same manner as in the sixth embodiment. Through these steps the semiconductor device 60 shown in Fig. 44 is nearly completed.

Also, according to the package structure of this sixteenth embodiment, ~~there are obtained~~ <sup>are obtained</sup> the same effects as in the sixth embodiment.

In this sixteenth embodiment, moreover, since the semiconductor chip 61 is stacked on the semiconductor chip 2 through the spacer 11d, the semiconductor chip 61, <sup>which is</sup> larger in contour size than the semiconductor chip 2 can be stacked on the chip 2.

Moreover, since the semiconductor chip 61, <sup>which is</sup> larger in contour size than the semiconductor chip 2 can be stacked on the chip 2, the length of each of the bonding wires 7 which provide electric connections between the bonding pads 3 on the upper-stage semiconductor chip 61 and the leads 5 can be made shorter than in the case of stacking a <sup>that is</sup> semiconductor chip, smaller than the semiconductor chip 2 onto the semiconductor chip 2.



Further, since the semiconductor chips 2 and 61 used in this sixteenth embodiment are formed by the method wherein spacers are formed on individual chip-forming areas in the ~~stage~~ <sup>stage</sup> of wafer, the semiconductor chips 2 and 61 can be prevented from being damaged by a shock during their conveyance with a collet or a shock induced at the time of mounting the semiconductor chip 2 onto the lead frame or a shock induced at the time of mounting the semiconductor chip 61 onto the semiconductor chip 2. Consequently, the semiconductor device 60, <sup>which is</sup> high in manufacturing yield, can be provided.

Additionally, even if the semiconductor chips 2 and 61 are made thin, their mechanical strengths are ensured by the spacers (11d, 11e), so that the semiconductor device 60 of a thin type <sup>which is</sup> high in manufacturing yield can be provided.

(Seventeenth Embodiment)

<sup>connection with</sup> In this seventeenth embodiment, reference will be made ~~below~~ to an example in which the present invention is applied to a CSP (Chip Size Package) type semiconductor device having a wiring substrate called <sup>an</sup> interposer.

Fig. 47 is a ~~schematic~~ sectional view showing an internal structure of a semiconductor device according to this seventeenth embodiment; Figs. 48(A) and 48(B) are <sup>in the manufacture of</sup> ~~schematic~~ sectional views showing manufacturing steps ~~for~~ 1

the semiconductor device of this seventeenth embodiment, of which Fig. <sup>48A</sup>~~47A~~ shows a chip mounting step and Fig. <sup>48B</sup>~~47B~~ shows a wire bonding step; and Figs. 49A and 49B are ~~schematic~~ sectional views showing manufacturing steps for the semiconductor device of this seventeenth embodiment, of which Fig. 49A shows a chip mounting step and Fig. 49B shows a wire bonding step.

As shown in Fig. 47, a semiconductor device 64 of this seventeenth embodiment has a package structure wherein two semiconductor chips (2, 61) are stacked on a main surface of a wiring substrate 65. A back surface 2y of the semiconductor chip 2 is bonded and <sup>fixed</sup>~~fixed~~ to the main surface of the wiring substrate 65 through an adhesive 4 and a spacer 11d is disposed on a main surface 2x of the semiconductor chip 2. A back surface of the semiconductor chip 61 is bonded and fixed to an upper surface of the spacer 11d through an adhesive.

For example, the semiconductor chip 2 used in this seventeenth embodiment is formed by the same method as the semiconductor chip forming method described in <sup>connection with</sup> the fourteenth or fifteenth embodiment, while the semiconductor chip 61 used in this seventeenth embodiment is formed in accordance with a conventional wafer process.

Plural connecting portions 66 are arranged around the

semiconductor chips 2 and 61. The plural connecting portions 66 are constituted by portions of wiring lines formed on the wiring substrate 65 and are arranged at location corresponding <sup>to</sup> plural bonding pads 3 formed on the semiconductor chips 2 and 61.

The plural connecting portions 66 are electrically connected through wiring lines on the wiring substrate 65 to plural electrodes (lands) 67 formed on a back surface of the wiring substrate 65 opposed to the main surface of the same substrate. Salient electrodes (bump electrodes) 68, which are used, for example, as external terminals, are connected respectively to the plural electrodes 67 electrically and mechanically.

The plural bonding pads 3 on the semiconductor chips 2 and 61 are electrically connected respectively to the plural connecting portions 66 on the wiring substrate 65 through the plural bonding wires 7.

The semiconductor chips 2, 61 and the plural bonding wires 7 are sealed with a resin sealing member 8 which selectively covers the main surface of the wiring substrate 65. The resin sealing member 8 is formed by a one-side molding technique.

Next, with reference to Figs. 48A, 48B and 49A, 49B, a description will be given ~~below~~ about how to manufacture

the semiconductor device 64.

First, the wiring substrate 65 and the semiconductor chips 2, 61 are provided. The semiconductor chip 2 has the spacer 11d on its main surface.

Then, as shown in Fig. 48(A), the semiconductor chip 2 is bonded and fixed to the main surface of the wiring substrate 65. The bonding and fixing between the wiring substrate 65 and the semiconductor chip 2 are effected by bonding and fixing the back surface 2y of the semiconductor chip 2 to the main surface of the wiring substrate 65 through an adhesive 4.

Next, as shown in Fig. 48(B), the plural bonding pads 3 on the semiconductor chip 2 and the plural connecting portions 66 on the wiring substrate 65 are electrically connected through plural bonding wires 7. Thereafter, as shown in Fig. 49(A), the semiconductor chip 61 is bonded and fixed to the spacer 11d on the semiconductor chip 2. The bonding and fixing between the spacer 11d and the semiconductor chip 61 are effected by bonding and fixing the back surface of the semiconductor chip 61 to the upper surface of the spacer 11d through the adhesive 62.

Then, as shown in Fig. 49(B), the plural bonding pads 3 on the semiconductor chip 61 and the plural connecting portions 66 on the wiring substrate 65 are electrically

connected through plural bonding wires 7.

Subsequently, a resin sealing member is formed on the main surface of the wiring substrate 65 basically in the same way as in the sixth embodiment to seal the two semiconductor chips (2, 61) and the plural bonding wires 7. Then, salient electrodes 68 are formed on the electrodes 67 on the back surface of the wiring substrate 65, followed by division (dicing) of the resin sealing member and the wiring substrate 65 basically in the same manner as in the sixth embodiment. Through these steps, the semiconductor device 64 shown in Fig. 47 is nearly completed.

Thus, also according to the package structure of this seventeenth embodiment, ~~there are obtained~~ are obtained the same effects as in the sixteenth embodiment.

Although the present invention has been described above ~~concretely~~ various on the basis of the ~~above~~ embodiments, it goes without saying that the present invention is not limited to the above described ~~embodiments~~ and that various changes may be made within ~~the~~ the scope not departing from the gist of the invention.

Effects obtained by typical modes of the invention as disclosed herein are as outlined below.

According to the present invention, it is possible to improve the mounting reliability of the semiconductor

device.

— According to the present invention, it is possible to reduce the thickness of the semiconductor device.

— According to the present invention, it is possible to reduce the cost of the semiconductor device.